

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFL

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, LINbus, SPI, UART, USB
Peripherals	DMA, I ² S, LED, POR, PWM, WDT
Number of I/O	55
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	160K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-100-11
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4500f100k1024acxqsa1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



XMC4500 Data Sheet

Revision History: V1 4 2016-01

Previous V	/ersions:
V1.3, 2014	I-03
V1.2, 2013	3-07
V1.1, 2013	B-07
V1.0, 2013	B-01
V0.9, 2012	2-12
V0.8, 2012	2-11
Page	Subjects
43	Added information that PORST Pull-up is identical to the pull-up on standard I/O pins.
42	Added footnote explaining minimum V_{BAT} requirements to start the hibernate domain and/or oscillation of a crystal on RTC_XTAL.
59	Corrected parameter name of of USB pull device (upstream port receiving) definition according to USB standard (referenced to DM instead of DP)
61	Relaxed RTC_XTAL V_{PPX} parameter value and changed it to a system requirement.
115ff	Added PG-LQFP-100-25 and PG-LQFP-144-24 package information.
115	Added tables describing the differences between PG-LQFP-100-11 to PG-LQFP-100-25 as well as PG-LQFP-144-18 to PG-LQFP-144-24 packages.

Trademarks

C166[™], TriCore[™], XMC[™] and DAVE[™] are trademarks of Infineon Technologies AG.

 $\mathsf{ARM}^{\texttt{®}}, \, \mathsf{ARM} \,\, \mathsf{Powered}^{\texttt{®}}, \, \mathsf{Cortex}^{\texttt{®}}, \, \mathsf{Thumb}^{\texttt{B}} \,\, \mathsf{and} \,\, \mathsf{AMBA}^{\texttt{B}} \,\, \mathsf{are} \,\, \mathsf{registered} \,\, \mathsf{trademarks} \,\, \mathsf{of} \,\, \mathsf{ARM}, \, \mathsf{Limited}.$

CoreSight[™], ETM[™], Embedded Trace Macrocell[™] and Embedded Trace Buffer[™] are trademarks of ARM, Limited.

Synopsys[™] is a trademark of Synopsys, Inc.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: mcdocu.comments@infineon.com





Table of Contents

3.3.6	JTAG Interface Timing 76
3.3.7	Serial Wire Debug Port (SW-DP) Timing
3.3.8	Embedded Trace Macro Cell (ETM) Timing
3.3.9	Peripheral Timing
3.3.9.1	Delta-Sigma Demodulator Digital Interface Timing
3.3.9.2	Synchronous Serial Interface (USIC SSC) Timing
3.3.9.3	Inter-IC (IIC) Interface Timing 84
3.3.9.4	Inter-IC Sound (IIS) Interface Timing 86
3.3.9.5	SDMMC Interface Timing 88
3.3.10	EBU Timing
3.3.10.1	EBU Asynchronous Timing 96
3.3.10.2	EBU Burst Mode Access Timing 103
3.3.10.3	EBU Arbitration Signal Timing 105
3.3.10.4	EBU SDRAM Access Timing 106
3.3.11	USB Interface Characteristics 110
3.3.12	Ethernet Interface (ETH) Characteristics 111
3.3.12.1	ETH Measurement Reference Points 111
3.3.12.2	ETH Management Signal Parameters (ETH_MDC, ETH_MDIO) 112
3.3.12.3	ETH MII Parameters 113
3.3.12.4	ETH RMII Parameters 114
4	Package and Reliability
4.1	Package Parameters 115
4.1.1	Thermal Considerations 115
4.2	Package Outlines 117
4.3	Quality Declarations 122



About this Document

About this Document

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC4500 series devices.

The document describes the characteristics of a superset of the XMC4500 series devices. For simplicity, the various device types are referred to by the collective term XMC4500 throughout this manual.

XMC4000 Family User Documentation

The set of user documentation includes:

- Reference Manual
 - decribes the functionality of the superset of devices.
- Data Sheets
 - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- Errata Sheets
 - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by Users Guides and Application Notes.

Please refer to http://www.infineon.com/xmc4000 to get access to the latest versions of those documents.



Summary of Features

Table 2Features of XMC4500 Device Types (cont'd)

Derivative ¹⁾	LEDTS Intf.	SDMMC Intf.	EBU Intf. ²⁾	ETH Intf. 3)	USB Intf.	USIC Chan.	MultiCAN Nodes, MO
XMC4504-F144x512	1	1	SDM	-	-	3 x 2	-
XMC4504-F100x512	1	1	M16	-	-	3 x 2	-

1) x is a placeholder for the supported temperature range.

2) Memory types supported S=SDRAM, D=DEMUX, M=MUX 16-bit and 32-bit, M16=MUX 16-bit

3) Supported interfaces, M=MII, R=RMII.

Derivative¹⁾ ADC DSD DAC CCU4 CCU8 POSIF Chan. Chan. Chan. Slice Slice Intf. XMC4500-E144x1024 2 2 x 4 32 4 4 x 4 2 2 XMC4500-F144x1024 32 4 4 x 4 2×4 2 XMC4500-F100x1024 24 4 2 4 x 4 2×4 2 XMC4500-F144x768 32 4 2 4 x 4 2 x 4 2 2 XMC4500-F100x768 24 4 4 x 4 2 x 4 2 XMC4502-F100x768 24 4 2 4 x 4 2×4 2 XMC4504-F144x512 32 4 2 2 x 4 2 4 x 4 XMC4504-F100x512 24 4 2 4 x 4 2 x 4 2

Table 3 Features of XMC4500 Device Types

1) x is a placeholder for the supported temperature range.

1.4 Definition of Feature Variants

The XMC4500 types are offered with several memory sizes and number of available VADC channels. Table 4 describes the location of the available Flash memory, Table 5 describes the location of the available SRAMs, Table 6 the available VADC channels.

Table 4 Flash Memory Ranges

Total Flash Size	Cached Range	Uncached Range
512 Kbytes	0800 0000 _H -	0C00 0000 _H -
	0807 FFFF _H	0C07 FFFF _H



General Device Information

Table 9	e 9 Package Pin Mapping (cont'd)							
Function	LQFP-144	LFBGA-144	LQFP-100	Pad Type	Notes			
P0.11	139	E5	95	A1+				
P0.12	138	D5	94	A1+				
P0.13	137	C5	-	A1+				
P0.14	136	E6	-	A1+				
P0.15	135	C6	-	A1+				
P1.0	112	D9	79	A1+				
P1.1	111	E9	78	A1+				
P1.2	110	C11	77	A2				
P1.3	109	C12	76	A2				
P1.4	108	C10	75	A1+				
P1.5	107	D10	74	A1+				
P1.6	116	B9	83	A2				
P1.7	115	B10	82	A2				
P1.8	114	A10	81	A2				
P1.9	113	B11	80	A2				
P1.10	106	D12	73	A1+				
P1.11	105	D11	72	A1+				
P1.12	104	E11	71	A2				
P1.13	103	E12	70	A2				
P1.14	102	E10	69	A2				
P1.15	94	G12	68	A2				
P2.0	74	J11	52	A2				
P2.1	73	K12	51	A2	After a system reset, via HWSEL this pin selects the DB.TDO function.			
P2.2	72	K11	50	A2				
P2.3	71	L11	49	A2				
P2.4	70	L10	48	A2				
P2.5	69	M10	47	A2				
P2.6	76	J 9	54	A1+				
P2.7	75	K9	53	A1+				
P2.8	68	L9	46	A2				
P2.9	67	M9	45	A2				

Data Sheet



General Device Information

Package Pin Mapping (cont'd)								
LQFP-144	LFBGA-144	LQFP-100	Pad Type	Notes				
66	L8	44	A2					
65	M8	-	A2					
64	L7	-	A2					
63	M7	-	A2					
60	K7	41	A2					
59	J6	40	A2					
7	C1	7	A2					
6	B2	6	A2					
5	B3	5	A2					
132	F7	93	A1+					
131	E7	92	A1+					
130	B6	91	A2					
129	A7	90	A2					
14	E4	-	A1+					
13	E3	-	A1+					
12	F5	-	A1+					
11	F6	-	A1+					
10	D3	-	A1+					
9	D2	-	A2					
8	C2	-	A2					
134	D6	-	A1+					
133	D7	-	A1+					
124	B8	85	A2					
123	A9	84	A2					
122	E8	-	A1+					
121	F8	-	A1+					
120	C7	-	A1+					
119	D8	-	A1+					
118	C8	-	A1+					
117	C9	-	A1+					
84	H9	58	A1+					
83	H8	57	A1+					
82	H7	56	A1+					
	Package F LQFP-144 66 65 64 63 60 59 7 6 5 132 131 129 14 13 12 11 10 9 8 134 133 124 123 124 123 124 123 124 123 124 123 124 123 124 123 124 125 121 120 119 118 117 84 83 82	Package Pin Mapping LQFP-144 LFBGA-144 66 L8 65 M8 64 L7 63 M7 60 K7 59 J6 7 C1 6 B2 5 B3 132 F7 131 E7 130 B6 129 A7 14 E4 13 E3 12 F5 11 F6 10 D3 9 D2 8 C2 133 D7 124 B8 123 A9 124 E8 125 E 8 121 F 8 120 C7 119 D8 117 C9 84 H9 83 H8 82 H7	Package Pir Mapping Cont'd)LQFP-144LFBGA-144LQFP-10066L84465M8-64L7-63M74159J6407C176B265B35132F793131E792130B691129A79014E4-13E3-12F5-11F6-10D3-9D2-8C2-133D7-124B885123A984124F8-125E8-126C7-127F8-128C8-129A984120C7-111F8-121F8-123A984124B8-125E8-126C7-117C9-83H85782H756	Package Pin Mapping Cont'd)LQFP-144LFBGA-144LQFP-100Pad Type66L844A265M8-A264L7-A263M7-A260K741A259J640A27C17A26B26A25B35A2132F793A1+131E792A1+130B691A214E4-A1+13E3-A1+14F6-A1+15D2-A28C2-A2134D6-A1+133D7-A1+124B885A2123A984A2124F8-A1+125F8-A1+126C7-A1+127F8-A1+128C8-A1+129A9S8A1+138B8S7A1+148H958A1+				



General Device Information

			(
Function	LQFP-144	LFBGA-144	LQFP-100	Pad Type	Notes
VSSO	89	J12	63	Power	
VSS	Exp. Pad	-	Exp. Pad	Power	Exposed Die Pad The exposed die pad is connected internally to VSS. For proper operation, it is mandatory to connect the exposed pad directly to the common ground on the board. For thermal aspects, please refer to the Data Sheet. Board layout examples are given in an application note.

Table 9 Package Pin Mapping (cont'd)

2.2.2.1 Port I/O Function Table

Data Sheet

Table 11 Port I/O Functions

Function		Outputs					Inputs									
	ALT1	ALT2	ALT3	ALT4	HWO0	HWO1	HWIO	HWI1	Input	Input	Input	Input	Input	Input	Input	Input
P0.0		CAN. N0_TXD	CCU80. OUT21	LEDTS0. COL2					U1C1. DX0D	ETH0. CLK_RMIIB	ERU0. 0B0					ETH0. CLKRXB
P0.1	USB. DRIVEVBUS	U1C1. DOUT0	CCU80. OUT11	LEDTS0. COL3						ETH0. CRS_DVB	ERU0. 0A0					ETH0. RXDVB
P0.2		U1C1. SELO1	CCU80. OUT01		U1C0. DOUT3	EBU. AD0	U1C0. HWIN3	EBU. D0	ETH0. RXD0B		ERU0. 3B3					
P0.3			CCU80. OUT20		U1C0. DOUT2	EBU. AD1	U1C0. HWIN2	EBU. D1	ETH0. RXD1B			ERU1. 3B0				
P0.4	ETH0. TX_EN		CCU80. OUT10		U1C0. DOUT1	EBU. AD2	U1C0. HWIN1	EBU. D2		U1C0. DX0A	ERU0. 2B3					
P0.5	ETH0. TXD0	U1C0. DOUT0	CCU80. OUT00		U1C0. DOUT0	EBU. AD3	U1C0. HWIN0	EBU. D3		U1C0. DX0B		ERU1. 3A0				
P0.6	ETH0. TXD1	U1C0. SELO0	CCU80. OUT30			EBU. ADV				U1C0. DX2A	ERU0. 3B2		CCU80. IN2B			
P0.7	WWDT. SERVICE_OUT	U0C0. SELO0				EBU. AD6	DB. TDI	EBU. D6	U0C0. DX2B	DSD. DIN1A	ERU0. 2B1		CCU80. INDA	CCU80. IN1A	CCU80. IN2A	CCU80. IN3A
P0.8	SCU. EXTCLK	U0C0. SCLKOUT				EBU. AD7	DB. TRST	EBU. D7	U0C0. DX1B	DSD. DINOA	ERU0. 2A1		CCU80. IN1B			
P0.9		U1C1. SELO0	CCU80. OUT12	LEDTS0. COL0	ETH0. MDO	EBU. CS1	ETH0. MDIA		U1C1. DX2A	USB. ID	ERU0. 1B0					
P0.10	ETH0. MDC	U1C1. SCLKOUT	CCU80. OUT02	LEDTS0. COL1					U1C1. DX1A		ERU0. 1A0					
P0.11		U1C0. SCLKOUT	CCU80. OUT31		SDMMC. RST	EBU. BREQ			ETH0. RXERB	U1C0. DX1A	ERU0. 3A2					
P0.12		U1C1. SELO0	CCU40. OUT3			EBU. HLDA		EBU. HLDA		U1C1. DX2B	ERU0. 2B2					
P0.13		U1C1. SCLKOUT	CCU40. OUT2							U1C1. DX1B	ERU0. 2A2					
P0.14		U1C0. SELO1	CCU40. OUT1		U1C1. DOUT3		U1C1. HWIN3						CCU42. IN3C			
P0.15		U1C0. SELO2	CCU40. OUT0		U1C1. DOUT2		U1C1. HWIN2						CCU42. IN2C			
P1.0	DSD. CGPWMN	U0C0. SELO0	CCU40. OUT3	ERU1. PDOUT3					U0C0. DX2A		ERU0. 3B0		CCU40. IN3A			
P1.1	DSD. CGPWMP	U0C0. SCLKOUT	CCU40. OUT2	ERU1. PDOUT2			SDMMC. SDWC		U0C0. DX1A	POSIF0. IN2A	ERU0. 3A0		CCU40. IN2A			
P1.2			CCU40. OUT1	ERU1. PDOUT1	U0C0. DOUT3	EBU. AD14	U0C0. HWIN3	EBU. D14		POSIF0. IN1A		ERU1. 2B0	CCU40. IN1A			
P1.3		U0C0. MCLKOUT	CCU40. OUT0	ERU1. PDOUT0	U0C0. DOUT2	EBU. AD15	U0C0. HWIN2	EBU. D15		POSIF0. IN0A		ERU1. 2A0	CCU40. INDA			
P1.4	WWDT. SERVICE_OUT	CAN. N0_TXD	CCU80. OUT33	CCU81. OUT20	U0C0. DOUT1		U0C0. HWIN1		U0C0. DX0B	CAN. N1_RXDD	ERU0. 2B0		CCU41. IN0C			



Table 13 Overload Parameters

Parameter	Symbol		Values	5	Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Input current on any port pin during overload condition	I _{OV} SR	-5	-	5	mA		
Absolute sum of all input circuit currents for one port	I _{OVG} SR	-	-	20	mA	$\Sigma I_{OVx} $, for all $I_{OVx} < 0 \text{ mA}$	
group during overload condition ¹⁾		-	-	20	mA	$\Sigma I_{OVx} $, for all $I_{OVx} > 0 \text{ mA}$	
Absolute sum of all input circuit currents during overload condition	I _{OVS} SR	-	-	80	mA	ΣI _{OVG}	

1) The port groups are defined in Table 16.

Figure 11 shows the path of the input currents during overload via the ESD protection structures. The diodes against V_{DDP} and ground are a simplified representation of these ESD protection structures.



Figure 11 Input Overload Current via ESD structures

 Table 14 and Table 15 list input voltages that can be reached under overload conditions.

 Note that the absolute maximum input voltages as defined in the Absolute Maximum Ratings must not be exceeded during overload.



3.1.4 Pad Driver and Pad Classes Summary

This section gives an overview on the different pad driver classes and their basic characteristics.

Table 17	Pad Driver ar	d Pad Classes	Overview
----------	---------------	---------------	----------

Class	Power Supply	Туре	Sub-Class	Speed Grade	Load	Termination
A	3.3 V	LVTTL I/O	A1 (e.g. GPIO)	6 MHz	100 pF	No
			A1+ (e.g. serial I/Os)	25 MHz	50 pF	Series termination recommended
			A2 (e.g. ext. Bus)	80 MHz	15 pF	Series termination recommended



Figure 12 Output Slopes with different Pad Driver Modes

Figure 12 is a qualitative display of the resulting output slope performance with different output driver modes. The detailed input and output characteristics are listed in Section 3.2.1.



3.2 DC Parameters

3.2.1 Input/Output Pins

The digital input stage of the shared analog/digital input pins is identical to the input stage of the standard digital input/output pins.

The Pull-up on the PORST pin is identical to the Pull-up on the standard digital input/output pins.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol	Va	lues	Unit	Note / Test Condition	
		Min.	Max	κ.		
Pin capacitance (digital inputs/outputs)	$C_{\rm IO}$ CC	-	10	pF		
Pull-down current	$ I_{\rm PDL} $	150	-	μΑ	$^{1)}V_{\rm IN} \ge 0.6 \times V_{\rm DDP}$	
	CC	_	10	μA	$^{2)}V_{\mathrm{IN}} \leq 0.36 imes V_{\mathrm{DDP}}$	
Pull-Up current	$ I_{\rm PUH} $	-	10	μΑ	$^{2)}V_{\rm IN} \ge 0.6 \times V_{\rm DDP}$	
	CC	100	-	μΑ	${}^{1)}V_{\rm IN} \le 0.36 \times V_{\rm DDP}$	
Input Hysteresis for pads of all A classes ³⁾	HYSA CC	$0.1 \times V_{ m DDP}$	-	V		
PORST spike filter always blocked pulse duration	t _{SF1} CC	_	10	ns		
PORST spike filter pass-through pulse duration	t _{SF2} CC	100	-	ns		
PORST pull-down current	I _{PPD} CC	13	-	mA	V _{IN} = 1.0 V	

Table 19 Standard Pad Parameters

Current required to override the pull device with the opposite logic level ("force current").
 With active pull device, at load currents between force and keep current the input state is undefined.

Load current at which the pull device still maintains the valid logic level ("keep current").
 With active pull device, at load currents between force and keep current the input state is undefined.

 Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It can not be guaranteed that it suppresses switching due to external system noise.

43



3.2.2 Analog to Digital Converters (VADC)

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol	-	Values	S	Unit	Note /
		Min. Typ.		Max.	-	Test Condition
Analog reference voltage ⁵⁾	V_{AREF} SR	V _{AGND} + 1	-	$V_{\rm DDA}^{}+$ 0.05 ¹⁾	V	
Analog reference ground ⁵⁾	$V_{ m AGND}$ SR	V _{SSM} - 0.05	-	V _{AREF} - 1	V	
Analog reference voltage range ²⁾⁵⁾	V_{AREF} - V_{AGND} SR	1	-	V _{DDA} + 0.1	V	
Analog input voltage	$V_{\rm AIN}~{\rm SR}$	$V_{\rm AGND}$	-	V_{DDA}	V	
Input leakage at analog inputs ³⁾	I _{OZ1} CC	-100	-	200	nA	$\begin{array}{l} 0.03 \times V_{\rm DDA} < \\ V_{\rm AIN} < 0.97 \times V_{\rm DDA} \end{array}$
		-500	-	100	nA	$\begin{array}{l} 0 \ V \leq V_{AIN} \leq 0.03 \\ \times \ V_{DDA} \end{array}$
		-100	-	500	nA	$\begin{array}{l} \textbf{0.97} \times V_{DDA} \\ \leq V_{AIN} \leq V_{DDA} \end{array}$
Input leakage current at VAREF	I _{OZ2} CC	-1	-	1	μA	$0 V \le V_{AREF} \le V_{DDA}$
Input leakage current at VAGND	I _{OZ3} CC	-1	-	1	μA	$\begin{array}{l} 0 \ V \leq V_{AGND} \\ \leq V_{DDA} \end{array}$
Internal ADC clock	$f_{\sf ADCI}\sf CC$	2	-	30	MHz	$V_{\rm DDA}$ = 3.3 V
Switched capacitance at the analog voltage inputs ⁴⁾	C _{AINSW} CC	-	7	20	pF	
Total capacitance of an analog input	C _{AINTOT} CC	-	25	30	pF	
Switched capacitance at the positive reference voltage input ⁵⁾⁶⁾	C_{AREFSW} CC	-	15	30	pF	
Total capacitance of the voltage reference inputs ⁵⁾	C_{AREFTOT} CC	-	20	40	pF	

Table 23	VADC Parameters	(Operating Conditions apply)
----------	-----------------	------------------------------





Figure 16 VADC Analog Input Leakage Current

Conversion Time

Table 24	Conversion Time	(Operating	Conditions apply)
----------	------------------------	------------	-------------------

Parameter Symbol			Values	Unit	Note
Conversion time	t _C	CC	$2 \times T_{ADC}$ + (2 + N + STC + PC +DM) × T_{ADCI}	μS	N = 8, 10, 12 for N-bit conversion $T_{ADC} = 1 / f_{PERIPH}$ $T_{ADCI} = 1 / f_{ADCI}$

- STC defines additional clock cycles to extend the sample time
- · PC adds two cycles if post-calibration is enabled
- DM adds one cycle for an extended conversion time of the MSB

Conversion Time Examples

System assumptions:

 f_{ADC} = 120 MHz i.e. t_{ADC} = 8.33 ns, DIVA = 3, f_{ADCI} = 30 MHz i.e. t_{ADCI} = 33.3 ns

According to the given formulas the following minimum conversion times can be achieved (STC = 0, DM = 0):

12-bit post-calibrated conversion (PC = 2):

 $t_{\text{CN12C}} = (2 + 12 + 2) \times t_{\text{ADCI}} + 2 \times t_{\text{ADC}} = 16 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 550 \text{ ns}$

12-bit uncalibrated conversion:

 $t_{CN12} = (2 + 12) \times t_{ADCI} + 2 \times t_{ADC} = 14 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 483 \text{ ns}$

10-bit uncalibrated conversion:

 $t_{CN10} = (2 + 10) \times t_{ADCI} + 2 \times t_{ADC} = 12 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 417 \text{ ns}$

8-bit uncalibrated:

 $t_{CN8} = (2 + 8) \times t_{ADCI} + 2 \times t_{ADC} = 10 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 350 \text{ ns}$



3.2.4 Out-of-Range Comparator (ORC)

The Out-of-Range Comparator (ORC) triggers on analog input voltages (V_{AIN}) above the analog reference¹ (V_{AREF}) on selected input pins (GxORCy) and generates a service request trigger (GxORCOUTy).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

The parameters in Table 26 apply for the maximum reference voltage $V_{\text{AREF}} = V_{\text{DDA}} + 50 \text{ mV}.$

Parameter	Symbol			Values	5	Unit	Note / Test Condition	
			Min.	Тур.	Max.	1		
DC Switching Level	$V_{\rm ODC}$	CC	100	125	200	mV	$V_{\text{AIN}} \ge V_{\text{AREF}} + V_{\text{ODC}}$	
Hysteresis	$V_{\rm OHYS}$	CC	50	-	V _{ODC}	mV		
Detection Delay of a persistent Overvoltage	t _{ODD}	CC	55	-	450	ns	$V_{\rm AIN} \ge V_{\rm AREF}$ + 200 mV	
			45	-	105	ns	$V_{\text{AIN}} \ge V_{\text{AREF}}$ + 400 mV	
Always detected	t _{OPDD}	CC	440	-	-	ns	$V_{\rm AIN} \ge V_{\rm AREF}$ + 200 mV	
Overvoltage Pulse			90	-	-	ns	$V_{\text{AIN}} \ge V_{\text{AREF}}$ + 400 mV	
Never detected	t _{OPDN}	CC	-	-	49	ns	$V_{\rm AIN} \ge V_{\rm AREF}$ + 200 mV	
Overvoltage Pulse			-	-	30	ns	$V_{\rm AIN} \ge V_{\rm AREF}$ + 400 mV	
Release Delay	t _{ORD}	CC	65	-	105	ns	$V_{AIN} \leq V_{AREF}$	
Enable Delay	t _{OED}	CC	-	100	200	ns		

Table 26 ORC Parameters (Operating Conditions apply)

¹⁾ Always the standard VADC reference, alternate references do not apply to the ORC.



3.2.6 USB OTG Interface DC Characteristics

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification and the OTG Specification Rev. 1.3. High-Speed Mode is not supported.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol	,	Values	5	Unit	Note /
		Min.	Тур.	Max.		Test Condition
VBUS input voltage range	V _{IN} CC	0.0	-	5.25	V	
A-device VBUS valid threshold	V _{B1} CC	4.4	-	_	V	
A-device session valid threshold	V _{B2} CC	0.8	-	2.0	V	
B-device session valid threshold	V _{B3} CC	0.8	-	4.0	V	
B-device session end threshold	V _{B4} CC	0.2	-	0.8	V	
VBUS input resistance to ground	R _{VBUS_IN} CC	40	-	100	kOhm	
B-device VBUS pull- up resistor	R _{VBUS_PU} CC	281	-	_	Ohm	Pull-up voltage = 3.0 V
B-device VBUS pull- down resistor	R _{VBUS_PD} CC	656	-	_	Ohm	
USB.ID pull-up resistor	R _{UID_PU} CC	14	-	25	kOhm	
VBUS input current	I _{VBUS_IN} CC	-	-	150	μA	$0 V \le V_{IN} \le 5.25 V$: T _{AVG} = 1 ms

Table 28 USB OTG VBUS and ID Parameters (Operating Conditions apply)



3.3.4 Phase Locked Loop (PLL) Characteristics

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Main and USB PLL

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Accumulated Jitter	D _P CC	-	-	±5	ns	accumulated over 300 cycles f_{SYS} = 120 MHz
Duty Cycle ¹⁾	D _{DC} CC	46	50	54	%	Low pulse to total period, assuming an ideal input clock source
PLL base frequency	$f_{\rm PLLBASE}$	30	-	140	MHz	
VCO input frequency	$f_{\sf REF}\sf CC$	4	-	16	MHz	
VCO frequency range	$f_{\rm VCO}{\rm CC}$	260	-	520	MHz	
PLL lock-in time	t _L CC	-	-	400	μS	

Table 36PLL Parameters

1) 50% for even K2 divider values, 50±(10/K2) for odd K2 divider values.



3.3.8 Embedded Trace Macro Cell (ETM) Timing

The data timing refers to the active clock edge. The XMC4500 ETM uses the half-rate clocking mode. In this mode both, the rising and falling clock edges are active clock edges.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating conditions apply, with $C_1 \leq 15 \text{ pF}$.

Parameter	Symbol			Values	;	Unit	Note /
			Min.	Тур.	Max.		Test Condition
TRACECLK period	<i>t</i> ₁	CC	16.7	-	-	ns	-
TRACECLK high time	<i>t</i> ₂	CC	2	-	-	ns	-
TRACECLK low time	t_3	CC	2	-	-	ns	-
TRACECLK and TRACEDATA rise time	<i>t</i> ₄	СС	-	-	3	ns	-
TRACECLK and TRACEDATA fall time	<i>t</i> ₅	СС	-	-	3	ns	-
TRACEDATA output valid time	t ₆	СС	-2	-	3	ns	-

Table 41 ETM Interface Timing Parameters



Figure 30 ETM Clock Timing



Figure 31 ETM Data Timing



Table 44 USIC SSC Slave Mode Timing

Parameter	Symbol		,	Values	6	Unit	Note /
			Min.	Тур.	Max.	-	Test Condition
DX1 slave clock period	t _{CLK}	SR	66.6	-	-	ns	
Select input DX2 setup to first clock input DX1 transmit edge ¹⁾	<i>t</i> ₁₀	SR	3	-	-	ns	
Select input DX2 hold after last clock input DX1 receive edge ¹⁾	<i>t</i> ₁₁	SR	4	_	-	ns	
Receive data input DX0/DX[5:3] setup time to shift clock receive edge ¹⁾	<i>t</i> ₁₂	SR	6	_	-	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge ¹⁾	t ₁₃	SR	4	_	-	ns	
Data output DOUT[3:0] valid time	t ₁₄	СС	0	-	24	ns	

 This input timing is valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).



High-Speed Input Path (Read)



Figure 40 High-Speed Input Path

High-Speed Read Meeting Setup (Maximum Delay)

The following equations show how to calculate the allowed combined propagation delay range of the SD_CLK and SD_DAT/CMD signals on the PCB.

(11)

```
t_{\mathrm{CLK\_DELAY}} + t_{\mathrm{DATA\_DELAY}} + t_{\mathrm{TAP\_DELAY}} + t_{\mathrm{ODLY}} + t_{\mathrm{ISU\_H}} < t_{pp}
```

```
t_{\mathrm{CLK\_DELAY}} + t_{\mathrm{DATA\_DELAY}} < t_{pp} - t_{\mathrm{ODLY}} - t_{ISU\_H} - t_{\mathrm{TAP\_DELAY}}
```

 $t_{\mathrm{CLK_DELAY}} + t_{\mathrm{DATA_DELAY}} < 20 - 14 - 2 - t_{\mathrm{TAP_DELAY}}$

 $t_{\mathrm{CLK_DELAY}} + t_{\mathrm{DATA_DELAY}} < 4 - t_{\mathrm{TAP_DELAY}}$

The data + clock delay can be up to 4 ns for a 20 ns clock cycle.



Multiplexed Read Timing



