

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, LINbus, SPI, UART, USB
Peripherals	DMA, I <sup>2</sup> S, LED, POR, PWM, WDT
Number of I/O	55
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	160K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-100-11
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/xmc4500f100k768acxqma1">https://www.e-xfl.com/product-detail/infineon-technologies/xmc4500f100k768acxqma1</a>

**General Device Information**



**Figure 7 XMC4500 PG-LQFP-100 Pin Configuration (top view)**

**General Device Information**
**Table 9 Package Pin Mapping (cont'd)**


Function	LQFP-144	LFBGA-144	LQFP-100	Pad Type	Notes
P15.3	29	G2	18	AN/DIG_IN	
P15.4	28	G4	-	AN/DIG_IN	
P15.5	27	G3	-	AN/DIG_IN	
P15.6	26	G5	-	AN/DIG_IN	
P15.7	25	G6	-	AN/DIG_IN	
P15.8	54	M6	39	AN/DIG_IN	
P15.9	53	L6	38	AN/DIG_IN	
P15.12	50	K5	-	AN/DIG_IN	
P15.13	49	M4	-	AN/DIG_IN	
P15.14	44	L4	-	AN/DIG_IN	
P15.15	43	K4	-	AN/DIG_IN	
USB_DP	16	E1	9	special	
USB_DM	15	D1	8	special	
HIB_IO_0	21	F4	14	A1 special	At the first power-up and with every reset of the hibernate domain this pin is configured as open-drain output and drives "0". As output the medium driver mode is active.
HIB_IO_1	20	F3	13	A1 special	At the first power-up and with every reset of the hibernate domain this pin is configured as input with no pull device active. As output the medium driver mode is active.
TCK	93	G8	67	A1	Weak pull-down active.
TMS	92	G7	66	A1+	Weak pull-up active. As output the strong-soft driver mode is active.
PORST	91	G11	65	special	Weak pull-up permanently active, strong pull-down controlled by EVR.
XTAL1	87	H11	61	clock_IN	
XTAL2	88	H12	62	clock_O	

## 2.2.2 Port I/O Functions

The following general scheme is used to describe each Port pin:

**Table 10 Port I/O Function Description**

Function	Outputs			Inputs		
	ALT1	ALtn	HWO0	HWI0	Input	Input
P0.0		MODA.OUT	MODB.OUT	MODB.INA	MODC.INA	
Pn.y	MODA.OUT				MODA.INA	MODC.INB



**Figure 8 Simplified Port Structure**

$Pn.y$  is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via  $Pn\_IN.y$ ,  $Pn\_OUT$  defines the output value.

Up to four alternate output functions (ALT1/2/3/4) can be mapped to a single port pin, selected by  $Pn\_IOCR.PC$ . The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).


The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

By  $Pn\_HWSEL$  it is possible to select between different hardware “masters” (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers.

**Table 11 Port I/O Functions (cont'd)**

Function	Outputs						Inputs								
	ALT1	ALT2	ALT3	ALT4	HWO0	HWO1	HWO0	HWI1	Input	Input	Input	Input	Input	Input	Input
P2.12	ETH0_TXD2		CCU81_OUT33	ETH0_TXD0	DB_ETM_TRACEDA_TA1	EBU_AD30		EBU_D30					CCU43_IN3C		
P2.13	ETH0_TXD3			ETH0_TXD1	DB_ETM_TRACEDA_TA0	EBU_AD31		EBU_D31					CCU43_IN2C		
P2.14	VADC_EMUX11	U1C0_DOUT0	CCU80_OUT21		DB_ETM_TRACECLK	EBU_BC0				U1C0_DX0D			CCU43_IN0B	CCU43_IN1B	CCU43_IN2B
P2.15	VADC_EMUX12		CCU80_OUT11	LEDT50_LINE6	LEDT50_EXTENDED6	EBU_BCT		LEDT50_TSIN6A	ETH0_COLA	U1C0_DX0C			CCU42_IN0B	CCU42_IN1B	CCU42_IN2B
P3.0	U2C1_SEL00	U0C1_SCLKOUT	CCU42_OUT0			EBU_RD			U0C1_DX1B				CCU80_IN2C	CCU81_IN0C	
P3.1		U0C1_SEL00				EBU_RD_WR			U0C1_DX2B		ERU0_0B1		CCU80_IN1C		
P3.2	USB_DRIVEVBUS	CAN_NO_TXD		LEDT50_COLA		EBU_CS0					ERU0_0A1		CCU80_IN0C		
P3.3		U1C1_SEL01	CCU42_OUT3		SDMMC_LED			EBU_WAIT		DSD_DIN3B			CCU42_IN3A	CCU80_IN3B	
P3.4	U0C1_MCLKOUT	U1C1_SEL02	CCU42_OUT2	DSD_MCLK3	SDMMC_BUS_POWER			EBU_HOLD	U2C1_DX0B	DSD_MCLK3B			CCU42_IN2A	CCU80_IN0B	
P3.5	U2C1_DOUT0	U1C1_SEL03	CCU42_OUT1	U0C1_DOUT0	SDMMC_CMD_OUT	EBU_AD4	SDMMC_CMD_IN	EBU_D4	U2C1_DX0A		ERU0_3B1		CCU42_IN1A		
P3.6	U2C1_SCLKOUT	U1C1_SEL04	CCU42_OUT0	U0C1_SCLKOUT	SDMMC_CLK_OUT	EBU_AD5	SDMMC_CLK_IN	EBU_D5	U2C1_DX1B		ERU0_3A1		CCU42_IN0A		
P3.7		CAN_NZ_TXD	CCU41_OUT3	LEDT50_LINE0					U2C0_DX0C						
P3.8	U2C0_DOUT0	U0C1_SEL03	CCU41_OUT2	LEDT50_LINE1									POSIF1_IN2B		
P3.9	U2C0_SCLKOUT	CAN_N1_TXD	CCU41_OUT1	LEDT50_LINE2									POSIF1_IN1B		
P3.10	U0C0_SEL00	CAN_NO_TXD	CCU41_OUT0	LEDT50_LINE3	U0C1_DOUT3			U0C1_HWIN3					POSIF1_IN0B		
P3.11	U2C1_DOUT0	U0C1_SEL02	CCU42_OUT3	LEDT50_LINE4	U0C1_DOUT2			U0C1_HWIN2		CAN_N1_RXDB				CCU81_IN3C	
P3.12		U0C1_SEL01	CCU42_OUT2	LEDT50_LINE5	U0C1_DOUT1			U0C1_HWIN1	CAN_NO_RXDC	U2C1_DX0D				CCU81_IN2C	
P3.13	U2C1_SCLKOUT	U0C1_DOUT0	CCU42_OUT1	LEDT50_LINE6	U0C1_DOUT0			U0C1_HWIN0		U0C1_DX0D			CCU80_IN3C	CCU81_IN1C	
P3.14		U1C0_SEL03			U1C1_DOUT1			U1C1_HWIN1		U1C1_DX0B			CCU42_IN1C		
P3.15		U1C1_DOUT0			U1C1_DOUT0			U1C1_HWIN0		U1C1_DX0A			CCU42_IN0C		
P4.0			DSD_MCLK1		SDMMC_DATA0_OUT	EBU_AD6	SDMMC_DATA0_IN	EBU_D6	U1C1_DX1C	DSD_MCLK1B	U0C1_DX0E	U2C1_DX0C			
P4.1	U2C1_SEL00		DSD_MCLK0	U0C1_SEL00	SDMMC_DATA3_OUT	EBU_AD9	SDMMC_DATA3_IN	EBU_D9	U2C1_DX2B	DSD_MCLK0B		U2C1_DX2A			
P4.2	U2C1_SEL01	U1C1_DOUT0		U2C1_SCLKOUT					U1C1_DX0C			U2C1_DX1A	CCU43_IN1C		



**Figure 13 Pull Device Input Characteristics**

**Figure 13** visualizes the input characteristics with an active internal pull device:

- in the cases "A" the internal pull device is overridden by a strong external driver;
- in the cases "B" the internal pull device defines the input logical state against a weak external load.

**Electrical Parameters**

**Table 21 Standard Pads Class\_A1+**

Parameter	Symbol	Values		Unit	Note / Test Condition	
		Min.	Max.			
Output high voltage, POD <sup>1)</sup> = weak	V <sub>OHA1+</sub> CC	V <sub>DDP</sub> - 0.4	–	V	I <sub>OH</sub> ≥ -400 μA	
		2.4	–	V	I <sub>OH</sub> ≥ -500 μA	
Output high voltage, POD <sup>1)</sup> = medium		V <sub>DDP</sub> - 0.4	–	V	I <sub>OH</sub> ≥ -1.4 mA	
		2.4	–	V	I <sub>OH</sub> ≥ -2 mA	
Output high voltage, POD <sup>1)</sup> = strong		V <sub>DDP</sub> - 0.4	–	V	I <sub>OH</sub> ≥ -1.4 mA	
		2.4	–	V	I <sub>OH</sub> ≥ -2 mA	
Output low voltage		V <sub>OLA1+</sub> CC	–	0.4	V	I <sub>OL</sub> ≤ 500 μA; POD <sup>1)</sup> = weak
			–	0.4	V	I <sub>OL</sub> ≤ 2 mA; POD <sup>1)</sup> = medium
	–		0.4	V	I <sub>OL</sub> ≤ 2 mA; POD <sup>1)</sup> = strong	
Fall time	t <sub>FA1+</sub> CC	–	150	ns	C <sub>L</sub> = 20 pF; POD <sup>1)</sup> = weak	
		–	50	ns	C <sub>L</sub> = 50 pF; POD <sup>1)</sup> = medium	
		–	28	ns	C <sub>L</sub> = 50 pF; POD <sup>1)</sup> = strong; edge = slow	
		–	16	ns	C <sub>L</sub> = 50 pF; POD <sup>1)</sup> = strong; edge = soft;	
Rise time	t <sub>RA1+</sub> CC	–	150	ns	C <sub>L</sub> = 20 pF; POD <sup>1)</sup> = weak	
		–	50	ns	C <sub>L</sub> = 50 pF; POD <sup>1)</sup> = medium	
		–	28	ns	C <sub>L</sub> = 50 pF; POD <sup>1)</sup> = strong; edge = slow	
		–	16	ns	C <sub>L</sub> = 50 pF; POD <sup>1)</sup> = strong; edge = soft	


1) POD = Pin Out Driver

### 3.2.2 Analog to Digital Converters (VADC)

Note: These parameters are not subject to production test, but verified by design and/or characterization.


**Table 23 VADC Parameters (Operating Conditions apply)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Analog reference voltage <sup>5)</sup>	$V_{AREF}$ SR	$V_{AGND} + 1$	–	$V_{DDA} + 0.05^{1)}$	V	
Analog reference ground <sup>5)</sup>	$V_{AGND}$ SR	$V_{SSM} - 0.05$	–	$V_{AREF} - 1$	V	
Analog reference voltage range <sup>2)5)</sup>	$V_{AREF} - V_{AGND}$ SR	1	–	$V_{DDA} + 0.1$	V	
Analog input voltage	$V_{AIN}$ SR	$V_{AGND}$	–	$V_{DDA}$	V	
Input leakage at analog inputs <sup>3)</sup>	$I_{OZ1}$ CC	-100	–	200	nA	$0.03 \times V_{DDA} < V_{AIN} < 0.97 \times V_{DDA}$
		-500	–	100	nA	$0 V \leq V_{AIN} \leq 0.03 \times V_{DDA}$
		-100	–	500	nA	$0.97 \times V_{DDA} \leq V_{AIN} \leq V_{DDA}$
Input leakage current at VAREF	$I_{OZ2}$ CC	-1	–	1	$\mu A$	$0 V \leq V_{AREF} \leq V_{DDA}$
Input leakage current at VAGND	$I_{OZ3}$ CC	-1	–	1	$\mu A$	$0 V \leq V_{AGND} \leq V_{DDA}$
Internal ADC clock	$f_{ADCI}$ CC	2	–	30	MHz	$V_{DDA} = 3.3 V$
Switched capacitance at the analog voltage inputs <sup>4)</sup>	$C_{AINSW}$ CC	–	7	20	pF	
Total capacitance of an analog input	$C_{AINTOT}$ CC	–	25	30	pF	
Switched capacitance at the positive reference voltage input <sup>5)6)</sup>	$C_{AREFSW}$ CC	–	15	30	pF	
Total capacitance of the voltage reference inputs <sup>5)</sup>	$C_{AREFTOT}$ CC	–	20	40	pF	



**Figure 14 VADC Reference Voltage Range**

The power-up calibration of the VADC requires a maximum number of  $4 \cdot 352 \cdot f_{ADCI}$  cycles.



**Figure 15 VADC Input Circuits**




Figure 17 DAC Conversion Examples

**Table 35 Power Sequencing Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Positive Load Step Current	$\Delta I_{PLS}$ SR	-	-	50	mA	Load increase on $V_{DDP}$ $\Delta t \leq 10$ ns
Negative Load Step Current	$\Delta I_{NLS}$ SR	-	-	150	mA	Load decrease on $V_{DDP}$ $\Delta t \leq 10$ ns
$V_{DDC}$ Voltage Over- / Undershoot from Load Step	$\Delta V_{LS}$ CC	-	-	$\pm 100$	mV	For maximum positive or negative load step
Positive Load Step Settling Time	$t_{PLSS}$ SR	50	-	-	$\mu$ s	
Negative Load Step Settling Time	$t_{NLSS}$ SR	100	-	-	$\mu$ s	
External Buffer Capacitor on $V_{DDC}$	$C_{EXT}$ SR	-	10	-	$\mu$ F	In addition $C = 100$ nF capacitor on each $V_{DDC}$ pin

### Positive Load Step Examples

System assumptions:

$f_{CPU} = f_{SYS}$ , target frequency  $f_{CPU} = 120$  MHz, main PLL  $f_{VCO} = 480$  MHz, stepping done by K2 divider,  $t_{PLSS}$  between individual steps:

24 MHz - 48 MHz - 68 MHz - 96 MHz - 120 MHz (K2 steps 20 - 10 - 7 - 5 - 4)

24 MHz - 68 MHz - 96 MHz - 120 MHz (K2 steps 20 - 7 - 5 - 4)

24 MHz - 68 MHz - 120 MHz (K2 steps 20 - 7 - 4)

### 3.3.8 Embedded Trace Macro Cell (ETM) Timing


The data timing refers to the active clock edge. The XMC4500 ETM uses the half-rate clocking mode. In this mode both, the rising and falling clock edges are active clock edges.

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*


*Note: Operating conditions apply, with  $C_L \leq 15$  pF.*

**Table 41 ETM Interface Timing Parameters**

Parameter	Symbol	CC	Values			Unit	Note / Test Condition
			Min.	Typ.	Max.		
TRACECLK period	$t_1$	CC	16.7	–	–	ns	–
TRACECLK high time	$t_2$	CC	2	–	–	ns	–
TRACECLK low time	$t_3$	CC	2	–	–	ns	–
TRACECLK and TRACEDATA rise time	$t_4$	CC	–	–	3	ns	–
TRACECLK and TRACEDATA fall time	$t_5$	CC	–	–	3	ns	–
TRACEDATA output valid time	$t_6$	CC	-2	–	3	ns	–



**Figure 30 ETM Clock Timing**



**Figure 31 ETM Data Timing**

### 3.3.9.3 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode.

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

**Table 45 USIC IIC Standard Mode Timing<sup>1)</sup>**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Fall time of both SDA and SCL	$t_1$ CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	$t_2$ CC/SR	-	-	1000	ns	
Data hold time	$t_3$ CC/SR	0	-	-	μs	
Data set-up time	$t_4$ CC/SR	250	-	-	ns	
LOW period of SCL clock	$t_5$ CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	$t_6$ CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	$t_7$ CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	$t_8$ CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	$t_9$ CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	$t_{10}$ CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	$C_b$ SR	-	-	400	pF	

1) Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

No clock delay:

(7)

$$t_{ODLY\_H} + t_{DATA\_DELAY} + t_{TAP\_DELAY} + t_{ISU} < t_{WL}$$

With clock delay:

(8)

$$t_{ODLY\_H} + t_{DATA\_DELAY} + t_{TAP\_DELAY} + t_{ISU} < t_{WL} + t_{CLK\_DELAY}$$

(9)

$$t_{DATA\_DELAY} + t_{TAP\_DELAY} - t_{CLK\_DELAY} < t_{WL} - t_{ISU} - t_{ODLY\_H}$$

$$t_{DATA\_DELAY} - t_{CLK\_DELAY} < t_{WL} - t_{ISU} - t_{ODLY\_H} - t_{TAP\_DELAY}$$

$$t_{DATA\_DELAY} - t_{CLK\_DELAY} < 10 - 6 - 14 - t_{TAP\_DELAY}$$

$$t_{DATA\_DELAY} - t_{CLK\_DELAY} < -10 - t_{TAP\_DELAY}$$

The data delay is less than the clock delay by at least 10 ns in the ideal case where  $t_{WL} = 10$  ns.

### High-Speed Write Meeting Hold (Minimum Delay)

The following equations show how to calculate the allowed skew range between the SD\_CLK and SD\_DAT/CMD signals on the PCB.

(10)

$$t_{CLK\_DELAY} < t_{WL} + t_{OH\_H} + t_{DATA\_DELAY} + t_{TAP\_DELAY} - t_{IH}$$

$$t_{CLK\_DELAY} - t_{DATA\_DELAY} < t_{WL} + t_{OH\_H} + t_{TAP\_DELAY} - t_{IH}$$

$$t_{CLK\_DELAY} - t_{DATA\_DELAY} < 10 + 2 + t_{TAP\_DELAY} - 2$$

$$t_{CLK\_DELAY} - t_{DATA\_DELAY} < 10 + t_{TAP\_DELAY}$$


The clock can be delayed versus data up to 13.2 ns (external delay line) in ideal case of  $t_{WL} = 10$  ns, with maximum  $t_{TAP\_DELAY} = 3.2$  ns programmed.

**Write Timing**


**Table 55 Asynchronous Write Timing, Multiplexed and Demultiplexed**

Parameter		Symbol	Limit Values		Unit	
			Min.	Max.		
A(24:0) output delay	to RD/ $\overline{\text{WR}}$ rising edge, deviation from the ideal programmed value.	CC	$t_{30}$	-2.5	2.5	ns
A(24:0) output delay		CC	$t_{31}$	-2.5	2.5	
$\overline{\text{CS}}$ rising edge		CC	$t_{32}$	-2	2	
$\overline{\text{ADV}}$ rising edge		CC	$t_{33}$	-2	4.5	
$\overline{\text{BC}}$ rising edge		CC	$t_{34}$	-2.5	2	
$\overline{\text{WAIT}}$ input setup		SR	$t_{35}$	12	–	
$\overline{\text{WAIT}}$ input hold		SR	$t_{36}$	0	–	
Data output delay		CC	$t_{37}$	-5.5	2	
Data output delay		CC	$t_{38}$	-5.5	2	
RD / $\overline{\text{WR}}$ output delay		CC	$t_{39}$	-2.5	1.5	

**Multiplexed Write Timing**



**Figure 43 Multiplexed Write Access**




**Figure 49 EBU SDRAM Write Access Timing**

### 3.3.12 Ethernet Interface (ETH) Characteristics

For proper operation of the Ethernet Interface it is required that  $f_{SYS} \geq 100$  MHz.

*Note: These parameters are not subject to production test, but verified by design and/or characterization.*

#### 3.3.12.1 ETH Measurement Reference Points




**Figure 51 ETH Measurement Reference Points**

**3.3.12.2 ETH Management Signal Parameters (ETH\_MDC, ETH\_MDIO)**

**Table 61 ETH Management Signal Timing Parameters**

Parameter	Symbol		Values			Unit	Note / Test Condition
			Min.	Typ.	Max.		
ETH_MDC period	$t_1$	CC	400	–	–	ns	$C_L = 25 \text{ pF}$
ETH_MDC high time	$t_2$	CC	160	–	–	ns	
ETH_MDC low time	$t_3$	CC	160	–	–	ns	
ETH_MDIO setup time (output)	$t_4$	CC	10	–	–	ns	
ETH_MDIO hold time (output)	$t_5$	CC	10	–	–	ns	
ETH_MDIO data valid (input)	$t_6$	SR	0	–	300	ns	




**Figure 52 ETH Management Signal Timing**

**4.2 Package Outlines**

**Table 65 Differences PG-LQFP-14-18 to PG-LQFP-144-24**

Change	PG-LQFP-144-18	PG-LQFP-144-24
Thermal Resistance Junction Ambient ( $R_{\theta JA}$ )	22.4 K/W	21.0 K/W
Lead Width	0.22 $\pm$ 0.05 mm	0.2 $\pm$ 0.07 <sub>-0.03</sub> mm
Lead Thickness	0.15 $\pm$ 0.05 <sub>-0.06</sub> mm	0.127 $\pm$ 0.073 <sub>-0.037</sub> mm
Exposed Die Pad outer dimensions	6.5 mm $\times$ 6.5 mm	6.5 mm $\times$ 6.5 mm
Exposed Die Pad U-Groove inner dimensions	n.a.	5.7 mm $\times$ 5.7 mm



**Figure 55 PG-LQFP-144-18 (Plastic Green Low Profile Quad Flat Package)**

### 4.3 Quality Declarations

The qualification of the XMC4500 is executed according to the JEDEC standard JESD47H.

*Note: For automotive applications refer to the Infineon automotive microcontrollers.*

**Table 67 Quality Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Operation lifetime	$t_{OP}$ CC	20	–	–	a	$T_J \leq 109^\circ\text{C}$ , device permanent on
ESD susceptibility according to Human Body Model (HBM)	$V_{HBM}$ SR	–	–	2 000	V	EIA/JESD22-A114-B
ESD susceptibility according to Charged Device Model (CDM)	$V_{CDM}$ SR	–	–	500	V	Conforming to JESD22-C101-C
Moisture sensitivity level	$MSL$ CC	–	–	3	–	JEDEC J-STD-020D
Soldering temperature	$T_{SDR}$ SR	–	–	260	$^\circ\text{C}$	Profile according to JEDEC J-STD-020D