

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, LINbus, SPI, UART, USB
Peripherals	DMA, I ² S, LED, POR, PWM, WDT
Number of I/O	91
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	160K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 32x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-144-13
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4500f144f768acxqma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2016-01 Published by Infineon Technologies AG 81726 Munich, Germany © 2016 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



XMC4500

Microcontroller Series for Industrial Applications

XMC4000 Family

ARM[®] Cortex[®]-M4 32-bit processor core

Data Sheet V1.4 2016-01

Microcontrollers



XMC4500 XMC4000 Family

General Device Information



Figure 7 XMC4500 PG-LQFP-100 Pin Configuration (top view)

Table 11 Port I/O Functions (cont'd)

Function	Outputs						Inputs									
	ALT1	ALT2	ALT3	ALT4	HWO0	HWO1	HWIO	HWI1	Input	Input	Input	Input	Input	Input	Input	Input
P15.12												VADC. G3CH4				
P15.13												VADC. G3CH5				
P15.14												VADC. G3CH6				
P15.15												VADC. G3CH7				
USB_DP																
USB_DM																
HIB_IO_0	HIBOUT	WWDT. SERVICE_OUT							WAKEUPA							
HIB_IO_1	HIBOUT	WWDT. SERVICE_OUT							WAKEUPB							
тск							DB.TCK/ SWCLK									
TMS					DB.TMS/ SWDIO											
PORST																
XTAL1									U0C0. DX0F	U0C1. DX0F	U1C0. DX0F	U1C1. DX0F	U2C0. DX0F	U2C1. DX0F		
XTAL2																
RTC_XTAL1											ERU0. 1B1					
RTC_XTAL2																

Data Sheet

Infineon



2.3 Power Connection Scheme

Figure 9. shows a reference power connection scheme for the XMC4500.



Figure 9 Power Connection Scheme

Every power supply pin needs to be connected. Different pins of the same supply need also to be externally connected. As example, all $V_{\rm DDP}$ pins must be connected externally to one $V_{\rm DDP}$ net. In this reference scheme one 100 nF capacitor is connected at each supply pin against $V_{\rm SS}$. An additional 10 µF capacitor is connected to the $V_{\rm DDP}$ nets and an additional 10 µF capacitor to the $V_{\rm DDP}$ nets.



Table 13 Overload Parameters

Parameter	Symbol		Values	5	Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
Input current on any port pin during overload condition	I _{OV} SR	-5	-	5	mA		
Absolute sum of all input circuit currents for one port	I _{OVG} SR	-	-	20	mA	$\Sigma I_{OVx} $, for all $I_{OVx} < 0 \text{ mA}$	
group during overload condition ¹⁾		-	-	20	mA	$\Sigma I_{OVx} $, for all $I_{OVx} > 0 \text{ mA}$	
Absolute sum of all input circuit currents during overload condition	I _{OVS} SR	-	-	80	mA	ΣI _{OVG}	

1) The port groups are defined in Table 16.

Figure 11 shows the path of the input currents during overload via the ESD protection structures. The diodes against V_{DDP} and ground are a simplified representation of these ESD protection structures.



Figure 11 Input Overload Current via ESD structures

 Table 14 and Table 15 list input voltages that can be reached under overload conditions.

 Note that the absolute maximum input voltages as defined in the Absolute Maximum Ratings must not be exceeded during overload.





Figure 16 VADC Analog Input Leakage Current

Conversion Time

Table 24	Conversion Time	(Operating	Conditions apply)
----------	------------------------	------------	-------------------

Parameter	Syn	nbol	Values	Unit	Note
Conversion time	t _C	CC	$2 \times T_{ADC}$ + (2 + N + STC + PC +DM) × T_{ADCI}	μS	N = 8, 10, 12 for N-bit conversion $T_{ADC} = 1 / f_{PERIPH}$ $T_{ADCI} = 1 / f_{ADCI}$

- STC defines additional clock cycles to extend the sample time
- · PC adds two cycles if post-calibration is enabled
- DM adds one cycle for an extended conversion time of the MSB

Conversion Time Examples

System assumptions:

 f_{ADC} = 120 MHz i.e. t_{ADC} = 8.33 ns, DIVA = 3, f_{ADCI} = 30 MHz i.e. t_{ADCI} = 33.3 ns

According to the given formulas the following minimum conversion times can be achieved (STC = 0, DM = 0):

12-bit post-calibrated conversion (PC = 2):

 $t_{CN12C} = (2 + 12 + 2) \times t_{ADCI} + 2 \times t_{ADC} = 16 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 550 \text{ ns}$

12-bit uncalibrated conversion:

 $t_{CN12} = (2 + 12) \times t_{ADCI} + 2 \times t_{ADC} = 14 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 483 \text{ ns}$

10-bit uncalibrated conversion:

 $t_{CN10} = (2 + 10) \times t_{ADCI} + 2 \times t_{ADC} = 12 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 417 \text{ ns}$

8-bit uncalibrated:

 $t_{CN8} = (2 + 8) \times t_{ADCI} + 2 \times t_{ADC} = 10 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 350 \text{ ns}$



- 2) Maximum threshold for reset deassertion.
- 3) The V_{DDP} monitoring has a typical hysteresis of V_{PORHYS} = 180 mV.
- If t_{PR} is not met, low spikes on PORST may be seen during start up (e.g. reset pulses generated by the supply monitoring due to a slow ramping V_{DDP}).



Figure 26 Power-Up Behavior

3.3.3 Power Sequencing

While starting up and shutting down as well as when switching power modes of the system it is important to limit the current load steps. A typical cause for such load steps is changing the CPU frequency $f_{\rm CPU}$. Load steps exceeding the below defined values may cause a power on reset triggered by the supply monitor.

Note: These parameters are not subject to production test, but verified by design and/or characterization.



	Table 35	Power	Sequencing	Parameters
--	----------	-------	------------	------------

Parameter	Symbol		Value	s	Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Positive Load Step Current	$\Delta I_{PLS}SR$	-	_	50	mA	Load increase on V_{DDP} $\Delta t \le 10 \text{ ns}$	
Negative Load Step Current	$\Delta I_{\sf NLS}\sf SR$	-	_	150	mA	Load decrease on V_{DDP} $\Delta t \le 10 \text{ ns}$	
V _{DDC} Voltage Over- / Undershoot from Load Step	$\Delta V_{\rm LS}$ CC	-	_	±100	mV	For maximum positive or negative load step	
Positive Load Step Settling Time	t _{PLSS} SR	50	_	-	μs		
Negative Load Step Settling Time	t _{NLSS} SR	100	_	-	μs		
External Buffer Capacitor on $V_{\rm DDC}$	C _{EXT} SR	-	10	-	μF	In addition C = 100 nF capacitor on each V_{DDC} pin	

Positive Load Step Examples

System assumptions:

 $f_{CPU} = f_{SYS}$, target frequency $f_{CPU} = 120$ MHz, main PLL $f_{VCO} = 480$ MHz, stepping done by K2 divider, t_{PLSS} between individual steps:

24 MHz - 48 MHz - 68 MHz - 96 MHz - 120 MHz (K2 steps 20 - 10 - 7 - 5 - 4) 24 MHz - 68 MHz - 96 MHz - 120 MHz (K2 steps 20 - 7 - 5 - 4) 24 MHz - 68 MHz - 120 MHz (K2 steps 20 - 7 - 4)



Slow Internal Clock Source

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Nominal frequency	$f_{\rm OSI}{\rm CC}$	-	32.768	-	kHz	
Accuracy	⊿f _{osi} CC	-4 – 4 %		V_{BAT} = const. 0 °C $\leq T_{A} \leq$ 85 °C		
		-5	-	5	%	V_{BAT} = const. $T_A < 0 \text{ °C or}$ $T_A > 85 \text{ °C}$
		-5	-	5	%	$2.4 \text{ V} \leq V_{\text{BAT}},$ $T_{\text{A}} = 25 \text{ °C}$
		-10	-	10	%	$1.95 V \le V_{BAT} < 2.4 V,$ $T_A = 25 \text{ °C}$
Start-up time	t _{OSIS} CC	-	50	-	μS	

Table 38 Slow Internal Clock Parameters



3.3.8 Embedded Trace Macro Cell (ETM) Timing

The data timing refers to the active clock edge. The XMC4500 ETM uses the half-rate clocking mode. In this mode both, the rising and falling clock edges are active clock edges.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating conditions apply, with $C_1 \leq 15 \text{ pF}$.

Parameter	Symbol		Values				Note /	
			Min.	Тур.	Max.		Test Condition	
TRACECLK period	<i>t</i> ₁	CC	16.7	-	-	ns	-	
TRACECLK high time	<i>t</i> ₂	CC	2	-	-	ns	-	
TRACECLK low time	t_3	CC	2	-	-	ns	-	
TRACECLK and TRACEDATA rise time	<i>t</i> ₄	СС	-	-	3	ns	-	
TRACECLK and TRACEDATA fall time	<i>t</i> ₅	СС	-	-	3	ns	-	
TRACEDATA output valid time	t ₆	СС	-2	-	3	ns	-	

Table 41 ETM Interface Timing Parameters



Figure 30 ETM Clock Timing



Figure 31 ETM Data Timing



3.3.9 Peripheral Timing

3.3.9.1 Delta-Sigma Demodulator Digital Interface Timing

The following parameters are applicable for the digital interface of the Delta-Sigma Demodulator (DSD).

The data timing is relative to the active clock edge. Depending on the operation mode of the connected modulator that can be the rising and falling clock edge.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol		Values			Unit	Note /
			Min.	Тур.	Max.		Test Condition
MCLK period in master mode	<i>t</i> ₁	СС	33.3	-	-	ns	$t_1 \ge 4 \ge t_{\text{PERIPH}}^{1}$
MCLK high time in master mode	<i>t</i> ₂	СС	9	-	-	ns	$t_2 > t_{\text{PERIPH}}^{1}$
MCLK low time in master mode	<i>t</i> ₃	СС	9	-	-	ns	$t_3 > t_{\text{PERIPH}}^{1}$
MCLK period in slave mode	<i>t</i> ₁	SR	33.3	-	-	ns	$t_1 \ge 4 \ge t_{\text{PERIPH}}^{1}$
MCLK high time in slave mode	<i>t</i> ₂	SR	t _{PERIPH}	-	-	ns	1)
MCLK low time in slave mode	<i>t</i> ₃	SR	t _{PERIPH}	-	-	ns	1)
DIN input setup time to the active clock edge	<i>t</i> ₄	SR	t _{PERIPH} + 4	-	-	ns	1)
DIN input hold time from the active clock edge	<i>t</i> ₅	SR	t _{PERIPH} + 3	-	_	ns	1)

Table 42 DSD Interface Timing Parameters

1) $t_{\text{PERIPH}} = 1 / f_{\text{PERIPH}}$



Full-Speed Input Path (Read)



Figure 38 Full-Speed Input Path

Full-Speed Read Meeting Setup (Maximum Delay)

The following equations show how to calculate the allowed combined propagation delay range of the SD_CLK and SD_DAT/CMD signals on the PCB.

(5)

```
t_{\text{CLK\_DELAY}} + t_{\text{DATA\_DELAY}} + t_{\text{TAP\_DELAY}} + t_{\text{ODLY}} + t_{\text{ISU\_F}} < 0.5 \times t_{\text{pp}}
```

 $t_{\text{CLK_DELAY}} + t_{\text{DATA_DELAY}} < 0.5 \times t_{pp} - t_{\text{ODLY}} - t_{\text{ISU_F}} - t_{\text{TAP_DELAY}}$

 $t_{\mathrm{CLK_DELAY}} + t_{\mathrm{DATA_DELAY}} < 20 - 14 - 2 - t_{\mathrm{TAP_DELAY}}$

 $t_{\rm CLK_DELAY} + t_{\rm DATA_DELAY} < 4 - t_{\rm TAP_DELAY}$

The data + clock delay can be up to 4 ns for a 40 ns clock cycle.



High-Speed Read Meeting Hold (Minimum Delay)

The following equations show how to calculate the allowed combined propagation delay range of the SD_CLK and SD_DAT/CMD signals on the PCB.

(12)

 $t_{CLK_DELAY} + t_{OH} + t_{DATA_DELAY} + t_{TAP_DELAY} > t_{IH_H}$

 $t_{\mathrm{CLK_DELAY}} + t_{\mathrm{DATA_DELAY}} > t_{\mathrm{IH_H}} - t_{\mathrm{OH}} - t_{\mathrm{TAP_DELAY}}$

 $t_{\text{CLK}_\text{DELAY}} + t_{\text{DATA}_\text{DELAY}} > 2 - 2\text{,}5 - t_{\text{TAP}_\text{DELAY}}$

 $t_{\text{CLK_DELAY}} + t_{\text{DATA_DELAY}} > -0,5 - t_{\text{TAP_DELAY}}$

The data + clock delay must be greater than -0.5 ns for a 20 ns clock cycle. This is always fulfilled.

3.3.10 EBU Timing

- Note: These parameters are not subject to production test, but verified by design and/or characterization.
- Note: Operating Conditions apply, with Class A2 pins and $C_1 = 16 \text{ pF}$.

3.3.10.1 EBU Asynchronous Timing

Note: For each timing, the accumulated PLL jitter must be added separately.

Table 53 Common Timing Parameters for all Asynchronous Timings

Parameter		Sym bol		Limit	Values	Unit	Edge Setting	
				Min.	Max.			
Pulse width deviation fro	CC	t _a	-1	1.5	ns	sharp		
programmed width due to the A2 pad asymmetry, strong driver mode, rise delay - fall delay. $C_{L} = 16 \text{ pF}.$				-2	1		medium	
AD(24:16) output delay	to ADV rising	CC	t ₁₃	-5.5	2		-	
AD(24:16) output delay	edge, multiplexed read / write	СС	t ₁₄	-5.5	2		-	



Read Timing

Table 54 Asynchronous Read Timing, Multiplexed and Demultiplexed

Parameter	arameter			Limit \	Unit	
			Min.	Max.		
A(24:16) output delay	to RD rising edge,	CC	t ₀	-2.5	2.5	ns
A(24:16) output delay	deviation from the	CC	t ₁	-2.5	2.5	
CS rising edge	value.	CC	<i>t</i> ₂	-2	2.5	
ADV rising edge		CC	t ₃	-1.5	4.5	
BC rising edge		CC	<i>t</i> ₄	-2.5	2.5	
WAIT input setup		SR	<i>t</i> ₅	12	-	
WAIT input hold		SR	t ₆	0	-	
Data input setup		SR	t ₇	12	-	
Data input hold		SR	t ₈	0	-	
RD / WR output delay		CC	t ₉	-2.5	1.5	



Multiplexed Write Timing







3.3.10.3 EBU Arbitration Signal Timing

- Note: These parameters are not subject to production test, but verified by design and/or characterization.
- Note: Operating Conditions apply.

Parameter	Syı	Symbol		Values			Note /	
			Min.	Тур.	Max.		Test Cond ition	
Output delay from BFCLKO rising edge	t ₁	CC	-	-	16	ns	C _L = 50 pF	
Data setup to BFCLKO falling edge	<i>t</i> ₂	SR	11	-	-	ns	-	
Data hold from BFCLKO falling edge	<i>t</i> ₃	SR	2	-	-	ns	-	

Table 57 EBU Arbitration Signal Timing Parameters



Figure 46 EBU Arbitration Signal Timing



Parameter			Symbol	Limit Values		Unit
				Min.	Max.	
A(15:0) output valid	from SDCLKO	CC	t ₆	-	9	ns
A(15:0) output hold	low-to-high	CC	t ₇	3	-	
CS(3:0) low		CC	t ₈	-	9	
CS(3:0) high		CC	t ₉	3	-	
RAS low		CC	t ₁₀	-	9	
RAS high		SR	t ₁₁	3	-	
CAS low		SR	t ₁₂	-	9	
CAS high		CC	t ₁₃	3	-	
RD/WR low		CC	t ₁₄	-	9	
RD/WR high		CC	t ₁₅	3	-	
BC(3:0) low	-	CC	t ₁₆	-	9	
BC(3:0) high		CC	t ₁₇	3	-	
D(15:0) output valid		CC	t ₁₈	-	9	
D(15:0) output hold		CC	t ₁₉	3	-	
CKE output valid ¹⁾		CC	t ₂₂	-	7	
CKE output hold ¹⁾		CC	t ₂₃	2	-	
D(15:0) input hold		SR	t ₂₁	3	-	
D(15:0) input setup to SDCLKO low-to-high transition		SR	<i>t</i> ₂₀	4	-	

Table 59 EBU SDRAM Access Signal Timing Parameters

1) Not depicted in the read and write access timing figures below.



3.3.12.3 ETH MII Parameters

In the following, the parameters of the MII (Media Independent Interface) are described.

Parameter		nbol	Values			Unit	Note /	
			Min.	Тур.	Max.		Test Condition	
Clock period, 10 Mbps	<i>t</i> ₇	SR	400	-	-	ns	C _L = 25 pF	
Clock high time, 10 Mbps	<i>t</i> ₈	SR	140	-	260	ns		
Clock low time, 10 Mbps	t_9	SR	140	_	260	ns		
Clock period, 100 Mbps	<i>t</i> ₇	SR	40	-	-	ns		
Clock high time, 100 Mbps	<i>t</i> ₈	SR	14	-	26	ns		
Clock low time, 100 Mbps	t_9	SR	14	_	26	ns		
Input setup time	<i>t</i> ₁₀	SR	10	-	-	ns		
Input hold time	<i>t</i> ₁₁	SR	10	-	-	ns		
Output valid time	t ₁₂	CC	0	-	25	ns		

 Table 62
 ETH MII Signal Timing Parameters



Figure 53 ETH MII Signal Timing



Package and Reliability

4.3 Quality Declarations

The qualification of the XMC4500 is executed according to the JEDEC standard JESD47H.

Note: For automotive applications refer to the Infineon automotive microcontrollers.

Parameter	Symbol	Values			Unit	Note /	
		Min.	Тур.	Max.	ł	Test Condition	
Operation lifetime	t _{OP} CC	20	-	-	а	$T_{\rm J} \le 109^{\circ}{\rm C},$ device permanent on	
ESD susceptibility according to Human Body Model (HBM)	$V_{\rm HBM}$ SR	_	-	2 000	V	EIA/JESD22- A114-B	
ESD susceptibility according to Charged Device Model (CDM)	$V_{\rm CDM}$ SR	-	-	500	V	Conforming to JESD22-C101-C	
Moisture sensitivity level	MSL CC	-	-	3	-	JEDEC J-STD-020D	
Soldering temperature	$T_{\rm SDR}$ SR	_	-	260	°C	Profile according to JEDEC J-STD-020D	

Table 67Quality Parameters