

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	EBI/EMI, I²C, LINbus, SPI, UART/USART
Peripherals	DMA, I²S, LED, POR, PWM, WDT
Number of I/O	55
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-100-11
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4504f100f512acxqma1

Edition 2016-01

Published by

**Infineon Technologies AG
81726 Munich, Germany**

**© 2016 Infineon Technologies AG
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

XMC4500 Data Sheet

Revision History: V1.4 2016-01

Previous Versions:

V1.3, 2014-03

V1.2, 2013-07

V1.1, 2013-07

V1.0, 2013-01

V0.9, 2012-12

V0.8, 2012-11

Page	Subjects
43	Added information that PORST Pull-up is identical to the pull-up on standard I/O pins.
42	Added footnote explaining minimum V_{BAT} requirements to start the hibernate domain and/or oscillation of a crystal on RTC_XTAL.
59	Corrected parameter name of of USB pull device (upstream port receiving) definition according to USB standard (referenced to DM instead of DP)
61	Relaxed RTC_XTAL V_{PPX} parameter value and changed it to a system requirement.
115ff	Added PG-LQFP-100-25 and PG-LQFP-144-24 package information.
115	Added tables describing the differences between PG-LQFP-100-11 to PG-LQFP-100-25 as well as PG-LQFP-144-18 to PG-LQFP-144-24 packages.

Trademarks

C166™, TriCore™, XMC™ and DAVE™ are trademarks of Infineon Technologies AG. ARM®, ARM Powered®, Cortex®, Thumb® and AMBA® are registered trademarks of ARM, Limited.

CoreSight™, ETM™, Embedded Trace Macrocell™ and Embedded Trace Buffer™ are trademarks of ARM, Limited.

Synopsys™ is a trademark of Synopsys, Inc.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



Summary of Features**Input/Output Lines**

- Programmable port driver control module (PORTS)
- Individual bit addressability
- Tri-stated in input mode
- Push/pull or open drain output mode
- Boundary scan test support over JTAG interface

On-Chip Debug Support

- Full support for debug features: 8 breakpoints, CoreSight, trace
- Various interfaces: ARM-JTAG, SWD, single wire trace

1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code “XMC4<DDD>-<Z><PPP><T><FFFF>” identifies:

- <DDD> the derivatives function set
- <Z> the package variant
 - E: LFBGA
 - F: LQFP
 - Q: VQFN
- <PPP> package pin count
- <T> the temperature range:
 - F: -40°C to 85°C
 - X: -40°C to 105°C
 - K: -40°C to 125°C
- <FFFF> the Flash memory size.

For ordering codes for the XMC4500 please contact your sales representative or local distributor.

This document describes several derivatives of the XMC4500 series, some descriptions may not apply to a specific product.

For simplicity the term **XMC4500** is used for all derivatives throughout this document.

2.2.1 Package Pin Summary

The following general scheme is used to describe each pin:

Table 8 Package Pin Mapping Description

Function	Package A	Package B	...	Pad Type	Notes
Name	N	Ax	...	A2	

The table is sorted by the “Function” column, starting with the regular Port pins (Px.y), followed by the dedicated pins (i.e. PORST) and supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The “Pad Type” indicates the employed pad type (A1, A1+, A2, special=special pad, In=input pad, AN/DIG_IN=analog and digital input, Power=power supply). Details about the pad properties are defined in the Electrical Parameters.

In the “Notes”, special information to the respective pin/function is given, i.e. deviations from the default configuration after reset. Per default the regular Port pins are configured as direct input with no internal pull device active.

Table 9 Package Pin Mapping

Function	LQFP-144	LFBGA-144	LQFP-100	Pad Type	Notes
P0.0	2	C4	2	A1+	
P0.1	1	C3	1	A1+	
P0.2	144	A3	100	A2	
P0.3	143	A4	99	A2	
P0.4	142	B5	98	A2	
P0.5	141	A5	97	A2	
P0.6	140	A6	96	A2	
P0.7	128	B7	89	A2	After a system reset, via HWSEL this pin selects the DB.TDI function.
P0.8	127	A8	88	A2	After a system reset, via HWSEL this pin selects the DB.TRST function, with a weak pull-down active.
P0.9	4	D4	4	A2	
P0.10	3	B4	3	A1+	

2.2.2.1 Port I/O Function Table

Table 11 Port I/O Functions

Function	Outputs								Inputs							
	ALT1	ALT2	ALT3	ALT4	HWO0	HWO1	HWI0	HWI1	Input	Input	Input	Input	Input	Input	Input	Input
P0.0		CAN_N0_TxD	CCU80_OUT21	LEDTS0_COL2					U1C1_DX0D	ETH0_CLK_RMII_B	ERU0_OAO					ETH0_CLKRXB
P0.1	USB_DRIVEVBUS	U1C1_DOUT0	CCU80_OUT11	LEDTS0_COL3						ETH0 CRS_DVB	ERU0_OAO					ETH0_RXDVB
P0.2		U1C1_SEL01	CCU80_OUT01		U1C0_DOUT3	EBU_A0	U1C0_HWIN3	EBU_D0	ETH0_RXD0B		ERU0_S03					
P0.3			CCU80_OUT20		U1C0_DOUT2	EBU_A1	U1C0_HWIN2	EBU_D1	ETH0_RXD1B		ERU1_S00					
P0.4	ETH0_TX_EN		CCU80_OUT10		U1C0_DOUT1	EBU_A2	U1C0_HWIN1	EBU_D2		U1C0_DXA	ERU0_S23					
P0.5	ETH0_TXD0	U1C0_DOUT0	CCU80_OUT00		U1C0_DOUT0	EBU_A3	U1C0_HWIN0	EBU_D3		U1C0_DXB	ERU1_S30					
P0.6	ETH0_TXD1	U1C0_SEL00	CCU80_OUT30			EBU_ADV				U1C0_DXA	ERU0_S02	CCU80_IN2B				
P0.7	WWDT_SERVICE_OUT	U0C0_SEL00				EBU_A06	DB_TD1	EBU_D6	U0C0_DXB2	DSD_DIN1A	ERU0_2B1		CCU80_IN0A	CCU80_IN1A	CCU80_IN2A	CCU80_IN3A
P0.8	SCU_EXTCLK	U0C0_SCLKOUT				EBU_A07	DB_RST	EBU_D7	U0C0_DXA1B	DSD_DIN0A	ERU0_2A1		CCU80_IN1B			
P0.9		U1C1_SEL00	CCU80_OUT12	LEDTS0_COL0	ETH0_MDO	EBU_CS1	ETH0_MDI_A		U1C1_DXA2	USB_ID	ERU0_1B0					
P0.10	ETH0_MDC	U1C1_SCLKOUT	CCU80_OUT02	LEDTS0_COL1					U1C1_DXA1		ERU0_1A0					
P0.11		U1C0_SCLKOUT	CCU80_OUT31	SDMMC_RST	EBU_BREQ				ETH0_RXERB	U1C0_DXA1	ERU0_3A2					
P0.12		U1C1_SEL00	CCU40_OUT3			EBU_HLDA		EBU_HLDA		U1C1_DXA2B	ERU0_2B2					
P0.13		U1C1_SCLKOUT	CCU40_OUT2							U1C1_DXA1B	ERU0_2A2					
P0.14		U1C0_SEL01	CCU40_OUT1	U1C1_DOUT3		U1C1_HWIN3							CCU42_IN0C			
P0.15		U1C0_SEL02	CCU40_OUT0		U1C1_DOUT2		U1C1_HWIN2						CCU42_IN0C			
P1.0	DSD_CGPWMN	U0C0_SEL00	CCU40_OUT3	ERU1_PDOUT3					U0C0_DXA2		ERU0_S00		CCU40_IN0A			
P1.1	DSD_CGPWMP	U0C0_SCLKOUT	CCU40_OUT2	ERU1_PDOUT2			SDMMC_SDWC		U0C0_DXA1	POSIF0_IN2A	ERU0_3A0		CCU40_IN2A			
P1.2			CCU40_OUT1	ERU1_PDOUT1	U0C0_DOUT3	EBU_A14	U0C0_HWIN3	EBU_D14		POSIF0_IN1A		ERU1_2B0	CCU40_IN1A			
P1.3		U0C0_MCLKOUT	CCU40_OUT	ERU1_PDOOUT0	U0C0_DOUT2	EBU_A15	U0C0_HWIN2	EBU_D15		POSIF0_IN0A		ERU1_2A0	CCU40_IN0A			
P1.4	WWDT_SERVICE_OUT	CAN_N0_TxD	CCU80_OUT33	CCU81_OUT20	U0C0_DOUT1		U0C0_HWIN1		U0C0_DXB0	CAN_N1_RXDD	ERU0_2B0		CCU41_IN0C			

Table 11 Port I/O Functions (cont'd)

Function	Outputs						Inputs								
	ALT1	ALT2	ALT3	ALT4	HWO0	HWO1	HWI0	HWI1	Input	Input	Input	Input	Input	Input	Input
P1.5	CAN_N1_TXD	UOC0_DOUT0	CCU80_OUT23	CCU81_OUT10	UOC0_DOUT0		UOC0_HWIN0		UOC0_DXA0	CAN_ND_RXDA	ERU0_2A0	ERU1_0A0	CCU41_IN1C	DSD_DIN2B	
P1.6		UOC0_SCLKOUT			SDMMC_DATA1_OUT	EBU_AD19	SDMMC_DATA1_IN	EBU_D10	DSD_DIN2A						
P1.7		UOC0_DOUT0	DSD_MCLK2		SDMMC_DATA2_OUT	EBU_AD11	SDMMC_DATA2_IN	EBU_D11		DSD_MCLK2A					
P1.8		UOC0_SELO1	DSD_MCLK1		SDMMC_DATA4_OUT	EBU_AD12	SDMMC_DATA4_IN	EBU_D12	CAN_N2_RXDA	DSD_MCLK1A					
P1.9	CAN_N2_TXD				SDMMC_DATA5_OUT	EBU_AD13	SDMMC_DATA5_IN	EBU_D13		DSD_MCLK0A					
P1.10	ETH0_MDC	UOC0_SCLKOUT	CCU81_OUT21				SDMMC_SDOD						CCU41_IN2C		
P1.11		UOC0_SEL00	CCU81_OUT11		ETH0_MDO		ETH0_MDIC						CCU41_IN3C		
P1.12	ETH0_TX_EN	CAN_N1_TXD	CCU81_OUT01		SDMMC_DATA6_OUT	EBU_AD16	SDMMC_DATA6_IN	EBU_D16							
P1.13	ETH0_TXD0	UOC1_SEL03	CCU81_OUT20		SDMMC_DATA7_OUT	EBU_AD17	SDMMC_DATA7_IN	EBU_D17	CAN_N1_RXDC						
P1.14	ETH0_TXD1	UOC1_SEL02	CCU81_OUT10				EBU_AD18		EBU_D18						
P1.15	SCU_EXTCLK	DSD_MCLK2	CCU81_OUT00				EBU_AD19		EBU_D19	DSD_MCLK2B		ERU1_1A0			
P2.0		CCU81_OUT21	DSD_COPWMN	LEDTS0_COL1	ETH0_MDO	EBU_AD20	ETH0_MDIB	EBU_D20			ERU0_0B3		CCU40_IN1C		
P2.1		CCU81_OUT11	DSD_CGPWMP	LEDTS0_COL0	DB/TDO/TRACEWS0	EBU_D21	ETH0_CLK_RMIIA				ERU1_0B0		CCU40_IN0C		ETH0_CLKRXA
P2.2	VADC_EMUX00	CCU81_OUT01	CCU41_OUT3	LEDTS0_LINE0	LEDTS0_EXTENDED0	EBU_D22	LEDTS0_TSIN0A	EBU_D22	ETH0_RXDOA	UOC1_DXA0	ERU0_1B2		CCU41_IN3A		
P2.3	VADC_EMUX01	UOC1_SEL00	CCU41_OUT2	LEDTS0_LINE1	LEDTS0_EXTENDED1	EBU_D23	LEDTS0_TSIN1A	EBU_D23	ETH0_RXD1A	UOC1_DXA2	ERU0_1A2		POSIF1_CCU41_IN2A		
P2.4	VADC_EMUX02	UOC1_SCLKOUT	CCU41_OUT1	LEDTS0_LINE2	LEDTS0_EXTENDED2	EBU_D24	LEDTS0_TSIN2A	EBU_D24	ETH0_RXERA	UOC1_DXA1	ERU0_0B2	POSIF1_CCU41_IN1A			
P2.5	ETH0_TX_EN	UOC1_DOUT0	CCU41_OUT0	LEDTS0_LINE3	LEDTS0_EXTENDED3	EBU_D25	LEDTS0_TSIN3A	EBU_D25	ETH0_RXDOA	UOC1_DXB0	ERU0_0A2	POSIF1_CCU41_IN0A			ETH0_CRS_DVA
P2.6	U2C0_SEL04		CCU80_OUT13	LEDTS0_COL3	U2C0_DOUT3		U2C0_HWIN3		DSD_DIN1B	CAN_N1_RXDA	ERU0_1B3		CCU40_IN0C		
P2.7	ETH0_MDC	CAN_N1_TXD	CCU80_OUT03	LEDTS0_COL2					DSD_DIN0B			ERU1_1B0	CCU40_IN2C		
P2.8	ETH0_TXD0		CCU80_OUT32	LEDTS0_LINE4	LEDTS0_EXTENDED4	EBU_D26	LEDTS0_TSIN0A	EBU_D26	DAC_TRIGGER5				CCU40_IN0B	CCU40_IN1B	CCU40_IN2B
P2.9	ETH0_TXD1		CCU80_OUT22	LEDTS0_LINES5	LEDTS0_EXTENDED5	EBU_D27	LEDTS0_TSINSA	EBU_D27	DAC_TRIGGER4				CCU41_IN0B	CCU41_IN1B	CCU41_IN2B
P2.10	VADC_EMUX10			DB_ETM_TRACEDA_TA3		EBU_AD28		EBU_D28							
P2.11	ETH0_TXER		CCU80_OUT22	DB_ETM_TRACEDA_TA2		EBU_AD29		EBU_D29							

Table 11 Port I/O Functions (cont'd)

Electrical Parameters

3.1.4 Pad Driver and Pad Classes Summary

This section gives an overview on the different pad driver classes and their basic characteristics.

Table 17 Pad Driver and Pad Classes Overview

Class	Power Supply	Type	Sub-Class	Speed Grade	Load	Termination
A	3.3 V	LVTTL I/O	A1 (e.g. GPIO)	6 MHz	100 pF	No
			A1+ (e.g. serial I/Os)	25 MHz	50 pF	Series termination recommended
			A2 (e.g. ext. Bus)	80 MHz	15 pF	Series termination recommended




Figure 12 Output Slopes with different Pad Driver Modes

Figure 12 is a qualitative display of the resulting output slope performance with different output driver modes. The detailed input and output characteristics are listed in **Section 3.2.1**.

Electrical Parameters
Table 22 Standard Pads Class_A2

Parameter	Symbol	Values		Unit	Note / Test Condition
		Min.	Max.		
Fall time	t_{FA2} CC	–	150	ns	$C_L = 20 \text{ pF}$; POD = weak
		–	50	ns	$C_L = 50 \text{ pF}$; POD = medium
		–	3.7	ns	$C_L = 50 \text{ pF}$; POD = strong; edge = sharp
		–	7	ns	$C_L = 50 \text{ pF}$; POD = strong; edge = medium
		–	16	ns	$C_L = 50 \text{ pF}$; POD = strong; edge = soft
Rise time	t_{RA2} CC	–	150	ns	$C_L = 20 \text{ pF}$; POD = weak
		–	50	ns	$C_L = 50 \text{ pF}$; POD = medium
		–	3.7	ns	$C_L = 50 \text{ pF}$; POD = strong; edge = sharp
		–	7.0	ns	$C_L = 50 \text{ pF}$; POD = strong; edge = medium
		–	16	ns	$C_L = 50 \text{ pF}$; POD = strong; edge = soft


Electrical Parameters

Table 23 VADC Parameters (Operating Conditions apply)


Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Total Unadjusted Error	TUE CC	-4	–	4	LSB	12-bit resolution; $V_{DDA} = 3.3$ V; $V_{AREF} = V_{DDA}$ ⁷⁾
Differential Non-Linearity Error ⁸⁾	EA_{DNL} CC	-3	–	3	LSB	
Gain Error ⁸⁾	EA_{GAIN} CC	-4	–	4	LSB	
Integral Non-Linearity ⁸⁾	EA_{INL} CC	-3	–	3	LSB	
Offset Error ⁸⁾	EA_{OFF} CC	-4	–	4	LSB	
Worst case ADC V_{DDA} power supply current per active converter	I_{DDAA} CC	–	1.5	2	mA	
Charge consumption on V_{AREF} per conversion ⁵⁾	Q_{CONV} CC	–	30	–	pC	0 V $\leq V_{AREF} \leq V_{DDA}$ ⁹⁾
ON resistance of the analog input path	R_{AIN} CC	–	700	1 700	Ohm	
ON resistance for the ADC test (pull down for AIN7)	R_{AIN7T} CC	180	550	900	Ohm	
Resistance of the reference voltage input path	R_{AREF} CC	–	700	1 700	Ohm	

- 1) A running conversion may become imprecise in case the normal conditions are violated (voltage overshoot).
- 2) If the analog reference voltage is below V_{DDA} , then the ADC converter errors increase. If the reference voltage is reduced by the factor k ($k < 1$), TUE, DNL, INL, Gain, and Offset errors increase also by the factor $1/k$.
- 3) The leakage current definition is a continuous function, as shown in figure ADCx Analog Inputs Leakage. The numerical values defined determine the characteristic points of the given continuous linear approximation - they do not define step function (see [Figure 16](#)).
- 4) The sampling capacity of the conversion C-network is pre-charged to $V_{AREF}/2$ before the sampling moment. Because of the parasitic elements, the voltage measured at AINx can deviate from $V_{AREF}/2$.
- 5) Applies to AINx, when used as alternate reference input.
- 6) This represents an equivalent switched capacitance. This capacitance is not switched to the reference voltage at once. Instead, smaller capacitances are successively switched to the reference voltage.
- 7) For 10-bit conversions, the errors are reduced to 1/4; for 8-bit conversions, the errors are reduced to 1/16. Never less than ± 1 LSB.
- 8) The sum of DNL/INL/GAIN/OFF errors does not exceed the related total unadjusted error TUE.
- 9) The resulting current for a conversion can be calculated with $I_{AREF} = Q_{CONV} / t_c$. The fastest 12-bit post-calibrated conversion of $t_c = 550$ ns results in a typical average current of $I_{AREF} = 54.5$ μ A.

Electrical Parameters


Figure 14 VADC Reference Voltage Range

The power-up calibration of the VADC requires a maximum number of $4\ 352 f_{\text{ADCI}}$ cycles.


Figure 15 VADC Input Circuits

Electrical Parameters
Table 29 USB OTG Data Line (USB_DP, USB_DM) Parameters (Operating Conditions apply)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input low voltage	V_{IL} SR	–	–	0.8	V	
Input high voltage (driven)	V_{IH} SR	2.0	–	–	V	
Input high voltage (floating) ¹⁾	V_{IHZ} SR	2.7	–	3.6	V	
Differential input sensitivity	V_{DIS} CC	0.2	–	–	V	
Differential common mode range	V_{CM} CC	0.8	–	2.5	V	
Output low voltage	V_{OL} CC	0.0	–	0.3	V	1.5 kOhm pull-up to 3.6 V
Output high voltage	V_{OH} CC	2.8	–	3.6	V	15 kOhm pull-down to 0 V
DP pull-up resistor (idle bus)	R_{PUI} CC	900	–	1 575	Ohm	
DP pull-up resistor (upstream port receiving)	R_{PUA} CC	1 425	–	3 090	Ohm	
DP, DM pull-down resistor	R_{PD} CC	14.25	–	24.8	kOhm	
Input impedance DP, DM	Z_{INP} CC	300	–	–	kOhm	$0 \text{ V} \leq V_{IN} \leq V_{DDP}$
Driver output resistance DP, DM	Z_{DRV} CC	28	–	44	Ohm	

1) Measured at A-connector with $1.5 \text{ kOhm} \pm 5\%$ to $3.3 \text{ V} \pm 0.3 \text{ V}$ connected to USB_DP or USB_DM and at B-connector with $15 \text{ kOhm} \pm 5\%$ to ground connected to USB_DP and USB_DM.

Electrical Parameters
Table 35 Power Sequencing Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Positive Load Step Current	ΔI_{PLS} SR	-	-	50	mA	Load increase on V_{DDP} $\Delta t \leq 10$ ns
Negative Load Step Current	ΔI_{NLS} SR	-	-	150	mA	Load decrease on V_{DDP} $\Delta t \leq 10$ ns
V_{DDC} Voltage Over-/Undershoot from Load Step	ΔV_{LS} CC	-	-	± 100	mV	For maximum positive or negative load step
Positive Load Step Settling Time	t_{PLSS} SR	50	-	-	μs	
Negative Load Step Settling Time	t_{NLSS} SR	100	-	-	μs	
External Buffer Capacitor on V_{DDC}	C_{EXT} SR	-	10	-	μF	In addition $C = 100$ nF capacitor on each V_{DDC} pin

Positive Load Step Examples

System assumptions:

$f_{CPU} = f_{SYS}$, target frequency $f_{CPU} = 120$ MHz, main PLL $f_{VCO} = 480$ MHz, stepping done by K2 divider, t_{PLSS} between individual steps:

24 MHz - 48 MHz - 68 MHz - 96 MHz - 120 MHz (K2 steps 20 - 10 - 7 - 5 - 4)

24 MHz - 68 MHz - 96 MHz - 120 MHz (K2 steps 20 - 7 - 5 - 4)

24 MHz - 68 MHz - 120 MHz (K2 steps 20 - 7 - 4)

3.3.5 Internal Clock Source Characteristics

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Fast Internal Clock Source

Table 37 Fast Internal Clock Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Nominal frequency	f_{OFINC} CC	–	36.5	–	MHz	not calibrated
		–	24	–	MHz	calibrated
Accuracy	Δf_{OFI} CC	-0.5	–	0.5	%	automatic calibration ¹⁾²⁾
		-15	–	15	%	factory calibration, $V_{DDP} = 3.3\text{ V}$
		-25	–	25	%	no calibration, $V_{DDP} = 3.3\text{ V}$
		-7	–	7	%	Variation over voltage range ³⁾ $3.13\text{ V} \leq V_{DDP} \leq 3.63\text{ V}$
Start-up time	t_{OFIS} CC	–	50	–	μs	

1) Error in addition to the accuracy of the reference clock.

2) Automatic calibration compensates variations of the temperature and in the V_{DDP} supply voltage.

3) Deviations from the nominal V_{DDP} voltage induce an additional error to the uncalibrated and/or factory calibrated oscillator frequency.

Electrical Parameters

3.3.9.5 SDMMC Interface Timing

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating Conditions apply, total external capacitive load $C_L = 40 \text{ pF}$.

AC Timing Specifications (Full-Speed Mode)

Table 49 SDMMC Timing for Full-Speed Mode

Parameter	Symbol	Values		Unit	Note/ Test Condition
		Min.	Max.		
Clock frequency in full speed transfer mode ($1/t_{pp}$)	f_{pp}	CC	0	24	MHz
Clock cycle in full speed transfer mode	t_{pp}	CC	40	—	ns
Clock low time	t_{WL}	CC	10	—	ns
Clock high time	t_{WH}	CC	10	—	ns
Clock rise time	t_{TLH}	CC	—	10	ns
Clock fall time	t_{THL}	CC	—	10	ns
Inputs setup to clock rising edge	t_{ISU_F}	SR	2	—	ns
Inputs hold after clock rising edge	t_{IH_F}	SR	2	—	ns
Outputs valid time in full speed mode	t_{ODLY_F}	CC	—	10	ns
Outputs hold time in full speed mode	t_{OH_F}	CC	0	—	ns

Table 50 SD Card Bus Timing for Full-Speed Mode¹⁾


Parameter	Symbol	Values		Unit	Note/ Test Condition
		Min.	Max.		
SD card input setup time	t_{ISU}	5	—	ns	
SD card input hold time	t_{IH}	5	—	ns	

Electrical Parameters

 Table 50 SD Card Bus Timing for Full-Speed Mode¹⁾ (cont'd)

Parameter	Symbol	Values		Unit	Note/ Test Condition
		Min.	Max.		
SD card output valid time	t_{ODLY}	—	14	ns	
SD card output hold time	t_{OH}	0	—	ns	

1) Reference card timing values for calculation examples. Not subject to production test and not characterized.

Full-Speed Output Path (Write)

Figure 37 Full-Speed Output Path
Full-Speed Write Meeting Setup (Maximum Delay)

The following equations show how to calculate the allowed skew range between the SD_CLK and SD_DAT/CMD signals on the PCB.

No clock delay:

(1)

$$t_{ODLY_F} + t_{DATA_DELAY} + t_{TAP_DELAY} + t_{ISU} < t_{WL}$$

Electrical Parameters

High-Speed Read Meeting Hold (Minimum Delay)

The following equations show how to calculate the allowed combined propagation delay range of the SD_CLK and SD_DAT/CMD signals on the PCB.

(12)

$$t_{CLK_DELAY} + t_{OH} + t_{DATA_DELAY} + t_{TAP_DELAY} > t_{IH_H}$$

$$t_{CLK_DELAY} + t_{DATA_DELAY} > t_{IH_H} - t_{OH} - t_{TAP_DELAY}$$

$$t_{CLK_DELAY} + t_{DATA_DELAY} > 2 - 2,5 - t_{TAP_DELAY}$$

$$t_{CLK_DELAY} + t_{DATA_DELAY} > -0,5 - t_{TAP_DELAY}$$

The data + clock delay must be greater than -0.5 ns for a 20 ns clock cycle. This is always fulfilled.

3.3.10 EBU Timing

Note: These parameters are not subject to production test, but verified by design and/or characterization.


Note: Operating Conditions apply, with Class A2 pins and $C_L = 16 \text{ pF}$.

3.3.10.1 EBU Asynchronous Timing

Note: For each timing, the accumulated PLL jitter must be added separately.

Table 53 Common Timing Parameters for all Asynchronous Timings

Parameter	Symbol	Limit Values		Unit	Edge Setting
		Min.	Max.		
Pulse width deviation from the ideal programmed width due to the A2 pad asymmetry, strong driver mode, rise delay - fall delay. $C_L = 16 \text{ pF}$.	CC	t_a	-1	1.5	ns
			-2	1	
AD(24:16) output delay to ADV rising edge, multiplexed read / write	CC	t_{13}	-5.5	2	-
			t_{14}	2	

Electrical Parameters
Demultiplexed Read Timing

Figure 42 Demultiplexed Read Access

Electrical Parameters


3.3.10.4 EBU SDRAM Access Timing

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating Conditions apply, with Class A2 pins and $C_L = 16 \text{ pF}$.

Table 58 EBU SDRAM Access SDCLKO Signal Timing Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SDCLKO period	t_1	CC	12.5	—	—	ns
SDCLKO high time	t_2	SR	5.5	—	—	ns
SDCLKO low time	t_3	SR	3.75	—	—	ns
SDCLKO rise time	t_4	SR	—	—	3.0	ns
SDCLKO fall time	t_5	SR	—	—	3.0	ns



EBU_SDCLKO.vsd

Figure 47 EBU SDRAM Access CLKOUT Timing




Figure 58 PG-LQFP-100-25 (Plastic Green Low Profile Quad Flat Package)