

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	14
Program Memory Size	512B (512 x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	60 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e0308ssc

GENERAL DESCRIPTION (Continued)

Three basic address spaces are available to support this wide range of configurations: Program Memory, Register File, and Expanded Register File (Figure 1). The Register File is composed of 60/124 bytes of General-Purpose Registers, two I/O Port registers, and thirteen/fifteen Control and Status registers. The Expanded Register File consists of three control registers in the Z86E03, and four control registers, a SPI Receive Buffer, and a SPI compare register in the Z86E06.

With powerful peripheral features such as on-board comparators, counter/timer(s), Watch-Dog Timer (WDT), and serial peripheral interface (E06 only), the Z86E03/E06

meets the needs of a variety of sophisticated control applications.

Notes:

All Signals with a preceding front slash, "/", are active Low, e.g. B/W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V _{cc}	
Ground	GND	V _{ss}




Figure 1. Z86E03/E06 Functional Block Diagram

PIN FUNCTIONS

XTAL1. Crystal 1 (time-based input). This pin connects a parallel-resonant crystal, ceramic resonator, LC or RC network or an external single-phase clock to the on-chip oscillator input.

XTAL2. Crystal 2 (time-based output). This pin connects a parallel-resonant crystal, ceramic resonator, LC or RC network to the on-chip oscillator output.

Port 2 (P27-P20). Port 2 is an 8-bit, bidirectional, CMOS compatible I/O port. These eight I/O lines can be configured under software control to be an input or output, independently. Input buffers are Schmitt-triggered and contain Auto Latches. Bits programmed as outputs may be globally programmed as either push-pull or open-drain (Figure 4a., 4b., and 4c.). Low EMI output buffers can be globally programmed by the software. In addition, when the SPI is enabled, P20 functions as data-in (DI), and P27 functions as data-out (DO) for the SPI (SPI on the Z86E06 only).





Figure 4a. Port 2 Configuration (Z86E06)




Figure 4b. Port 2 Configuration (Z86E06)

PIN FUNCTIONS (Continued)




Figure 4c. Port 2 Configuration (Z86E03)

PIN FUNCTIONS (Continued)




Figure 5b. Port 3 Configuration (Z86E06)

Low EMI Emission. The Z86E03/E06 can be programmed to operate in a low EMI emission mode in the PCON register. The oscillator and all I/O ports can be programmed as low EMI emission mode independently. Use of this feature results in:

- The pre-drivers slew rate reduced to 10 ns (typical).
- Low EMI output drivers resistance of 200 ohms (typical).
- Low EMI oscillator.

■ Internal SCLK/TCLK = XTAL operation limited to a maximum of 4 MHz (250 ns cycle time) when the low EMI oscillator is selected and SCLK = External (SMR Register Bit D1=1).

Comparator Inputs. Port 3 Pin P31 and P32 each have a comparator front end. The comparator reference voltage pin P33 is common to both comparators. In analog mode, the P31 and P32 are the positive inputs to the comparators, and P33 is the reference voltage supplied to both comparators. In digital mode, Pin P33 can be used as a P33 register input or IRQ1 source.

FUNCTIONAL DESCRIPTION

RESET. The device is reset in one of the following conditions:

- Power-On Reset
- Watch-Dog Timer
- STOP-Mode Recovery Source
- Low Voltage Protection

Having the Auto Power-On Reset circuitry built-in, the Z86E03/E06 does not require an external reset circuit. The reset time is 5 ms (typical) plus 18 clock cycles.

The device does not re-initialize the WDTMR, SMR, P2M, or P3M registers to their reset values on a STOP-Mode Recovery operation.

Program Memory. Z86E03/E06 can address up to 512/1K bytes of internal program memory (Figure 6). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Byte 13 to byte 511/1023 consists of on-chip, user program mask ROM.

EPROM Protect. The 512/1K bytes of Program Memory is mask programmable. A EPROM protect feature will prevent "dumping" of the EPROM contents by inhibiting execution of the LDC and LDCI instructions to program memory in all modes.

EPROM protect is EPROM-programmable. It is selected by the customer when the ROM code is submitted. **Selecting ROM protect disables the LDC and LDCI Instructions in all modes. ROM lookup tables are not supported in this mode.**

Expanded Register File (ERF). The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices and input/output ports into the register address area. The Z8 register address space R0 through R15 is implemented as

16 groups of 16 registers per group (Figure 7). These register groups are known as the Expanded Register File (ERF).

Bits 3-0 of the Register Pointer (RP) select the active ERF group. Bits 7-4 of the RP register select the working register group (Figure 7). For the Z86E03, three system configuration registers reside in the ERF address space Bank F. For the Z86E06, three system configuration registers reside in the ERF address space Bank F, while three SPI registers reside in Bank C. The rest of the ERF address space is not physically implemented and is open for future expansion.




Figure 6. Program Memory Map

FUNCTIONAL DESCRIPTION (Continued)





Figure 7a. Expanded Register File Architecture (Z86E03)


Counter/Timers. There are two 8-bit programmable counter/timers (T0-T1), each driven by its own 6-bit programmable prescaler (Z86E03 only has T1). The T1

prescaler can be driven by internal or external clock sources, however, the T0 prescaler is driven by the internal clock only (Figure 10).



* Available only in the Z86C06

Figure 10. Counter/Timer Block Diagram



2

Figure 16. SPI Logic (Z86E06 Only)

PORT Configuration Register (PCON). The PCON configures the ports individually for comparator output on Port 3, low EMI noise on Ports 2 and 3, and low EMI noise oscillator. The PCON Register is located in the Expanded-Register File at bank F, location 00 (Figure 17).


Comparator Output Port 3 (D0). Bit 0 controls the comparator use in Port 3. A 1 in this location brings the comparator outputs to P34, and P35 and a 0 releases the Port to its standard I/O configuration.

Bits D4-D1. These bits are reserved and must be 1.

Low EMI Port2 (D5). Port2 is configured as a Low EMI Port by resetting this bit (D5=0) or configured as a Standard Port by setting D5=1. The default value is 1.

Low EMI Port3 (D6). Port3 is configured as a Low EMI Port by resetting this bit (D6=0) or configured as a Standard Port by setting D6=1. The default value is 1.

Low EMI OSC (D7). This bit of the PCON Register controls the low EMI noise oscillator. A 1 in this location configures the oscillator with standard drive. While a 0 configures the oscillator with low noise drive, it does not affect the relationship of SCLK and XTAL.

Figure 17. Port Configuration Register (PCON)
(Write Only)

STOP-Mode Recovery Source (D2,D3,D4). These three bits of the SMR specify the wake-up source of the STOP-Mode Recovery (Figure 19 and Table 5).

Table 5. STOP-Mode Recovery Source

SMR				Operation
D4	D3	D2	Description of Action	
0	0	0	POR recovery only	
0	0	1	POR recovery only (E03 = Reserved)	
0	1	0	P31 transition (E03 = Reserved)	
0	1	1	P32 transition (E03 = Reserved)	
1	0	0	P33 transition (E03 = Reserved)	
1	0	1	P27 transition	
1	1	0	Logical NOR of Port 2 bits 0:3	
1	1	1	Logical NOR of Port 2 bits 0:7	

P31-P33 cannot wake up from STOP Mode if the input lines are configured as analog inputs. In the Z86E06, when the SPI is enabled and the Compare feature is active, a SMR is generated upon a comparison in the SPI Shift Register and SCOMP Register, regardless of the above SMR Reg-

ister settings. If SPI Compare is used to wake up the part from STOP Mode, it is still possible to have one of the other STOP-Mode Recovery sources active. **Note:** These other STOP-Mode Recovery sources must be active level Low (bit D6 in SMR set to 0 if P31, P32, P33, and P27 selected, or bit D6 in SMR set to 1 if logical NOR of Port 2 is selected).

STOP-Mode Recovery Delay Select (D5). This bit disables the 5 ms RESET delay after STOP-Mode Recovery. The default condition of this bit is 1. If the "fast" wake up is selected, the STOP-Mode Recovery source needs to be kept active for at least 5 TpC.

STOP-Mode Recovery Level Select (D6). A 1 in this bit position indicates that a high level on any one of the recovery sources wakes the device from STOP Mode. A 0 indicates low level recovery. The default is 0 on POR (Figure 19).

2

Cold or Warm Start (D7). This bit is set by the device upon entering STOP Mode. It is active High, and is 0 (cold) on POR/WDT RESET. This bit is Read Only. A 1 in this bit (warm) indicates that the device awakens by a SMR source.




Figure 19a. STOP Mode Recovery Source (Z86E03)



Internal Address Counter. The address of Z86E03/E06 is generated internally with a counter clocked through pin P01 (Clock). Each clock signal increases the address by one and the high level of pin P00 (Clear) will reset the address to zero. Figure 16 shows the setup time of the serial address input.

Programming Waveform. Figures 24, 25 and 26 show the programming waveforms of each mode. Table 7 shows the timing of programming waveforms.

Programming Algorithm. Figure 27 shows the flow chart of the Z86E03/E06 programming algorithm.

Table 8. Timing of Programming Waveforms

Parameters	Name	Min	Max	Units
1	Address Setup Time	2		μs
2	Data Setup Time	2		μs
3	V _{PP} Setup	2		μs
4	V _{CC} Setup Time	2		μs
5	Chip Enable Setup Time	2		μs
6	Program Pulse Width	0.95		ms
7	Data Hold Time	2		μs
8	/OE Setup Time	2		μs
9	Data Access Time		200	ns
10	Data Output Float Time		100	ns
11	Overprogram Pulse Width	2.85		ms
12	EPM Setup Time	2		μs
13	/PGM Setup Time	2		μs
14	Address to /OE Setup Time	2		μs
15	Option Program Pulse Width	78		ms


SPECIAL FUNCTIONS (Continued)
EPROM Mode

Figure 23. Z86E03/E06 Address Counter Waveform


SPECIAL FUNCTIONS (Continued)
EPROM Mode

Figure 25. Z86E03/E06 Programming Waveform
(Program and Verify)




Figure 26. Z86E03/E06 Programming Waveform
(EPROM Protect and Low EMI Program)

2

DC ELECTRICAL CHARACTERISTICS

Z86E03/E06

Symbol	Parameter	V_{cc} Note [3]	$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$		$T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$		Typical @ 25°C	Units	Conditions	Notes
			Min	Max	Min	Max				
V_{ch}	Clock Input High Voltage	3.3V	0.9 V_{cc}	$V_{cc}+0.3$	0.9 V_{cc}	$V_{cc}+0.3$	2.4	V	Driven by External Clock Generator	
		5.0V	0.9 V_{cc}	$V_{cc}+0.3$	0.9 V_{cc}	$V_{cc}+0.3$	3.9	V	Driven by External Clock Generator	
V_{cl}	Clock Input Low Voltage	3.3V	$V_{ss}-0.3$	0.2 V_{cc}	$V_{ss}-0.3$	0.2 V_{cc}	1.6	V	Driven by External Clock Generator	
		5.0V	$V_{ss}-0.3$	0.2 V_{cc}	$V_{ss}-0.3$	0.2 V_{cc}	2.7	V	Driven by External Clock Generator	
V_{ih}	Input High Voltage	3.3V	0.7 V_{cc}	$V_{cc}+0.3$	0.7 V_{cc}	$V_{cc}+0.3$	1.8	V		
		5.0V	0.7 V_{cc}	$V_{cc}+0.3$	0.7 V_{cc}	$V_{cc}+0.3$	2.8	V		
V_{il}	Input Low Voltage	3.3V	$V_{ss}-0.3$	0.2 V_{cc}	$V_{ss}-0.3$	0.2 V_{cc}	1.0	V		
		5.0V	$V_{ss}-0.3$	0.2 V_{cc}	$V_{ss}-0.3$	0.2 V_{cc}	1.5	V		
V_{oh}	Output High Voltage	3.3V	$V_{cc}-0.4$		$V_{cc}-0.4$		3.1	V	$I_{oh} = -2.0 \text{ mA}$	[1]
		5.0V	$V_{cc}-0.4$		$V_{cc}-0.4$		4.8	V	$I_{oh} = -2.0 \text{ mA}$	[1]
V_{ol1}	Output Low Voltage	3.3V		0.8		0.8	0.2	V	$I_{ol} = +4.0 \text{ mA}$	[1]
		5.0V		0.4		0.4	0.1	V	$I_{ol} = +4.0 \text{ mA}$	[1]
V_{ol2}	Output Low Voltage	3.3V		1.0		1.0	0.4	V	$I_{ol} = +6 \text{ mA},$ 3 Pin Max	[1]
		5.0V		1.0		1.0	0.5	V	$I_{ol} = +12 \text{ mA},$ 3 Pin Max	[1]
V_{offset}	Comparator Input Offset Voltage	3.3V		± 10		± 10	± 5	mV		
		5.0V		± 10		± 10	± 5	mV		
V_{icr}	Input Common Mode Voltage Range	3.3V	0V	$V_{cc}-1.0\text{v}$	0V	$V_{cc}-1.5\text{v}$				[7]
		5.0V	0V	$V_{cc}-1.0\text{v}$	0V	$V_{cc}-1.5\text{v}$				[7]
I_{il}	Input Leakage	3.3V	-1.0	1.0	-1.0	1.0	μA		$V_{in} = 0\text{V}, V_{cc}$	
		5.0V	-1.0	1.0	-1.0	1.0	μA		$V_{in} = 0\text{V}, V_{cc}$	
I_{ol}	Output Leakage	3.3V	-1.0	1.0	-1.0	1.0	μA		$V_{in} = 0\text{V}, V_{cc}$	
		5.0V	-1.0	1.0	-1.0	1.0	μA		$V_{in} = 0\text{V}, V_{cc}$	
I_{cc}	Supply Current	3.3V		6		6	3.0	mA	@ 8 MHz	[4,5,12]
		5.0V		11.0		11.0	6.0	mA	@ 8 MHz	[4,5,12]
		3.3V		8.0		8.0	4.5	mA	@ 12 MHz	[4,5,10,13]
		5.0V		15		15	9.0	mA	@ 12 MHz	[4,5,10,13]
I_{ob}	Input Bias Current	3.3V		300		300	nA			[7]
		5.0V		300		300	nA			[7]
I_{io}	Input Offset Current	3.3V		$+150$		$+150$	nA			[7]
		5.0V		$+150$		$+150$	nA			[7]

AC ELECTRICAL CHARACTERISTICS (Continued)
(SCLK/TCLK = EXTERNAL/2)

2


No	Symbol	Parameter	V _{cc}	T _A = 0°C TO +70°C				T _A = -40°C TO +105°C				Notes
				8 MHz ^[11]	12 MHz ^[11]	8 MHz ^[11]	12 MHz ^[11]	Min	Max	Min	Max	
6	TpTin	Timer Input Period	3.0V	8TpC	8TpC	8TpC	8TpC	8TpC	8TpC	8TpC	8TpC	[1,7,8]
			5.5V	8TpC	8TpC	8TpC	8TpC	8TpC	8TpC	8TpC	8TpC	[1,7,8]
7	TrTin, TtTin	Timer Input Rise and Fall Timer	3.0V	100	100	100	100	100	100	100	ns	[1,7,8]
			5.5V	100	100	100	100	100	100	100	ns	[1,7,8]
8	TwIL	Int. Request Input Low Time	3.0V	100	100	100	100	100	100	ns	[1,2,7,8]	
			5.5V	70	70	70	70	70	70	ns	[1,2,7,8]	
9	TwIH	Int. Request Input High Time	3.0V	5TpC	5TpC	5TpC	5TpC	5TpC	5TpC	5TpC	5TpC	[1,2,7,8]
			5.5V	5TpC	5TpC	5TpC	5TpC	5TpC	5TpC	5TpC	5TpC	[1,2,7,8]
10	Twsm	STOP Mode Recovery Width Spec	3.0V	12	12	12	12	12	12	12	12	[1,8,10]
			5.5V	12	12	12	12	12	12	12	12	[1,8,10]
11	Tost	Oscillator Startup Time	3.0V	5TpC	5TpC	5TpC	5TpC	5TpC	5TpC	ns	ns	[1,3,4,9]
			5.5V	5TpC	5TpC	5TpC	5TpC	5TpC	5TpC	ns	ns	[1,3,4,9]
12	Twdt	Watch-Dog Timer Refresh Time	3.0V	15	15	12	12	12	12	ms	D0 = 0 [5,6]	
			5.5V	5	5	3	3	3	3	ms	D1 = 0 [5,6]	
			3.0V	30	30	25	25	25	25	ms	D0 = 1 [5,6]	
			5.5V	16	16	12	12	12	12	ms	D1 = 0 [5,6]	
			3.0V	60	60	50	50	50	50	ms	D0 = 0 [5,6]	
			5.5V	25	25	30	30	30	30	ms	D1 = 1 [5,6]	
			3.0V	250	250	200	200	200	200	ms	D0 = 1 [5,6]	
			5.5V	120	120	100	100	100	100	ms	D1 = 1 [5,6]	

Notes:


- [1] Timing Reference uses 0.7 V_{cc} for a logic 1 and 0.2 V_{cc} for a logic 0.
- [2] Interrupt request via Port 3 (P31-P33).
- [3] V_{cc} = 3.0V to 5.5V.
- [4] SMR-D5 = 0, POR delay is off.
- [5] WDTMR Register
- [6] Internal RC Oscillator only.
- [7] SMR D1 = 0, SCLK = External/2
- [8] Maximum frequency for internal system clock is 4 MHz when using SCLK = EXTERNAL clock mode.
- [9] For RC and LC oscillator and for clock-driven oscillator.
- [10] SMR-D5 = 1, STOP-Mode Recovery delay is on.
- [11] Z86E03 = 8 MHz; Z86E06 = 12 MHz.

Z8 CONTROL REGISTER DIAGRAMS (Continued)


R251 IMR

Figure 47. Interrupt Mask Register
(FB_H: Read/Write)


R253 RP

Figure 49. Register Pointer
(FD_H: Read/Write)


R252 Flags

Figure 48. Flag Register
(FC_H: Read/Write)

R254 GPR


Figure 50. General Purpose Register
(FE_H: Read/Write)

R255 SPL



Stack Pointer Lower
Byte (SP₀ - SP₇)Figure 51. Stack Pointer
(FF_H: Read/Write)




INSTRUCTION FORMATS

CCF, DI, EI, IRET, NOP,
RCF, RET, SCF




One-Byte Instructions

CLR, CPL, DA, DEC,
DECW, INC, INCW,
POP, PUSH, RL, RLC,
RR, RRC, SRA, SWAP


JP, CALL (Indirect)




SRP

ADC, ADD, AND, CP,
OR, SBC, SUB, TCM,
TM, XORLD, LDE, LDEI,
LDC, LDCI


LD






LD




DJNZ, JR




STOP/HALT

ADC, ADD, AND, CP,
LD, OR, SBC, SUB,
TCM, TM, XORADC, ADD, AND, CP,
LD, OR, SBC, SUB,
TCM, TM, XOR

LD



LD



JP



CALL

Three-Byte Instructions

INSTRUCTION SUMMARY

Note: Assignment of a value is indicated by the symbol " \leftarrow ". For example:

dst \leftarrow dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

dst (7)

refers to bit 7 of the destination operand.

Instruction and Operation	Address Mode	dst	src	Opcode Byte (Hex)	Flags Affected	
	C	Z	S	V	D	H
OR dst, src dst←dst OR src	†			4[]	- * * 0 - -	
POP dst dst←@SP; SP←SP + 1	R	50			- - - - -	
	IR	51				
PUSH src SP←SP - 1; @SP←src	R	70			- - - - -	
	IR	71				
RCF C←0				CF	.0	- - - - -
RET PC←@SP; SP←SP + 2				AF	- - - - -	
RL dst	R	90			* * * * -	
	IR	91				
	[C] [7] 0					
RLC dst	R	10			* * * * - -	
	IR	11				
	[C] [7] 0					
RR dst	R	E0			* * * * - -	
	IR	E1				
	[C] [7] 0					
RRC dst	R	C0			* * * * - -	
	IR	C1				
	[C] [7] 0					
SBC dst, src dst←dst-src-C	†	3[]			* * * * 1 *	
SCF C←1				DF	1	- - - - -
SRA dst	R	D0			* * * 0 - -	
	IR	D1				
	[C] [7] 0					
SRP dst RP←src	Im	31			- - - - -	
STOP		6F			1	- - - - -

Instruction and Operation	Address Mode	dst	src	Opcode Byte (Hex)	Flags Affected	
	C	Z	S	V	D	H
SUB dst, src dst←dst - SRC	†			2[]	* * * * 1 *	
SWAP dst	R	F0			X * * X - -	
	IR	F1				
	[7] 4 3 0					
TCM dst, src (NOT dst) AND src	†	6[]			- * * 0 - -	
TM dst, src dst AND src	†	7[]			- * * 0 - -	
WDT		5F			- X X X - -	
XOR dst, src dst←dst XOR src	†	B[]			- * * 0 - -	

† These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a '[]' in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Address Mode	dst	src	Lower Opcode Nibble
r	r		[2]
r	Ir		[3]
R	R		[4]
R	IR		[5]
R	IM		[6]
IR	IM		[7]

ORDERING INFORMATION**Z86E03 (8 MHz)**

Standard Temperature		Extended Temperature	
18-Pin DIP	18-Pin SOIC	18-Pin DIP	18-Pin SOIC
Z86E0308PSC	Z86E0308SSC	Z86E0308PEC	Z86E0308SEC

Z86E06 (12 MHz)

Standard Temperature		Extended Temperature	
18-Pin DIP	18-Pin SOIC	18-Pin DIP	18-Pin SOIC
Z86E0612PSC	Z86E0612SSC	Z86E0612PEC	Z86E0612SEC

For fast results, contact your local Zilog sales office for assistance in ordering the part(s) desired.

CODES**Preferred Package**

P = Plastic DIP

Longer Lead Time

S = Plastic SOIC

Preferred Temperature

S = 0°C to +70°C

Longer Lead Time

E = -40°C to +105°C

Speeds

08 = 8 MHz

12 = 12 MHz


Environmental

C = Plastic Standard

Example:

Z 86E03 08 P S C

is a Z86E03, 8 MHz, DIP, 0°C to +70°C, Plastic Standard Flow



Environmental Flow
Temperature
Package
Speed
Product Number
Zilog Prefix