



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	14
Program Memory Size	512B (512 x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	60 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/z86e0308ssc00tr">https://www.e-xfl.com/product-detail/zilog/z86e0308ssc00tr</a>

## PIN DESCRIPTION




Table 1. 18-Pin DIP and SOIC Pin Identification

No	Symbol	Function	Direction
1-4	P24-27	Port 2, pins 4, 5, 6, 7	In/Output
5	V <sub>CC</sub>	Power Supply	
6	XTAL2	Crystal Oscillator Clock	Output
7	XTAL1	Crystal Oscillator Clock	Input
8-10	P31-33	Port 3, pins 1, 2, 3	Fixed Input
11-13	P34-36	Port 3, pins 4, 5, 6	Fixed Output
14	GND	Ground	
15-18	P20-23	Port 2, pins 0, 1, 2, 3	In/Output

Figure 2. 18-Pin DIP Pin Configuration




Figure 3. 18-Pin SOIC Pin Configuration

2




Figure 4b. Port 2 Configuration (Z86E06)

2

**Auto Latch.** The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33, P32, P31) that are not externally driven. Whether this level is 0 or 1 cannot be determined. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer.

**Port 3 (P36-P31).** Port 3 is a 6-bit, CMOS compatible port. These six lines consist of three fixed inputs (P31-P33) and three fixed outputs (P34-P36). Pins P31, P32, and P33 are standard CMOS inputs (no auto latches) and pins P34, P35, and P36 are push-pull outputs. Low EMI output buffers can be globally programmed by the software. Two on-board comparators can process analog signals on P31 and P32 with reference to the voltage on P33. The analog function is enabled by programming Port 3 Mode Register (P3M-bit D1). Pins P31 and P32 are programmable as falling, rising, or both edge triggered interrupts (IRQ register bits 6 and 7). P33 is the comparator reference voltage input when the analog mode is selected. P33 is a falling edge interrupt input only.


**Note:** P33 is available as an interrupt input only in the digital mode. P31 and P32 are valid interrupt inputs and P31 is the  $T_{IN}$  input when the analog or digital input mode is selected.

The outputs from the analog comparator can be globally programmed to output from P34 and P35 by setting PCON (F) 00 bit D0 = 1.

Access to Counter/Timer 1 is made through P31 ( $T_{IN}$ ) and P36 ( $T_{OUT}$ ).


In the Z86E06, pin P34 can also be configured as SPI clock (SK), input and output, and pin P35 can be configured as Slave Select (SS) in slave mode only, when the SPI is enabled (Figures 5a and 5b).

2



**Figure 5a. Port 3 Configuration**

**PIN FUNCTIONS** (Continued)



**Figure 5b. Port 3 Configuration (Z86E06)**

**Low EMI Emission.** The Z86E03/E06 can be programmed to operate in a low EMI emission mode in the PCON register. The oscillator and all I/O ports can be programmed as low EMI emission mode independently. Use of this feature results in:

- The pre-drivers slew rate reduced to 10 ns (typical).
- Low EMI output drivers resistance of 200 ohms (typical).
- Low EMI oscillator.

- Internal SCLK/TCLK = XTAL operation limited to a maximum of 4 MHz (250 ns cycle time) when the low EMI oscillator is selected and SCLK = External (SMR Register Bit D1=1).

**Comparator Inputs.** Port 3 Pin P31 and P32 each have a comparator front end. The comparator reference voltage pin P33 is common to both comparators. In analog mode, the P31 and P32 are the positive inputs to the comparators, and P33 is the reference voltage supplied to both comparators. In digital mode, Pin P33 can be used as a P33 register input or IRQ1 source.

## FUNCTIONAL DESCRIPTION

**RESET.** The device is reset in one of the following conditions:

- Power-On Reset
- Watch-Dog Timer
- STOP-Mode Recovery Source
- Low Voltage Protection

Having the Auto Power-On Reset circuitry built-in, the Z86E03/E06 does not require an external reset circuit. The reset time is 5 ms (typical) plus 18 clock cycles.

The device does not re-initialize the WDTMR, SMR, P2M, or P3M registers to their reset values on a STOP-Mode Recovery operation.

**Program Memory.** Z86E03/E06 can address up to 512/1K bytes of internal program memory (Figure 6). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Byte 13 to byte 511/1023 consists of on-chip, user program mask ROM.

**EPROM Protect.** The 512/1K bytes of Program Memory is mask programmable. A EPROM protect feature will prevent "dumping" of the EPROM contents by inhibiting execution of the LDC and LDCI instructions to program memory in all modes.

EPROM protect is EPROM-programmable. It is selected by the customer when the ROM code is submitted. **Selecting ROM protect disables the LDC and LDCI instructions in all modes. ROM lookup tables are not supported in this mode.**

**Expanded Register File (ERF).** The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices and input/output ports into the register address area. The Z8 register address space R0 through R15 is implemented as

16 groups of 16 registers per group (Figure 7). These register groups are known as the Expanded Register File (ERF).

Bits 3-0 of the Register Pointer (RP) select the active ERF group. Bits 7-4 of the RP register select the working register group (Figure 7). For the Z86E03, three system configuration registers reside in the ERF address space Bank F. For the Z86E06, three system configuration registers reside in the ERF address space Bank F, while three SPI registers reside in Bank C. The rest of the ERF address space is not physically implemented and is open for future expansion.




Figure 6. Program Memory Map

**Counter/Timers.** There are two 8-bit programmable counter/timers (T0-T1), each driven by its own 6-bit programmable prescaler (Z86E03 only has T1). The T1

prescaler can be driven by internal or external clock sources, however, the T0 prescaler is driven by the internal clock only (Figure 10).




Figure 10. Counter/Timer Block Diagram

Table 2. Interrupt Types, Sources, and Vectors

Name	Source	Vector Location	Comments
IRQ 0	IRQ 0	0, 1	External (P32), Rising/Falling Edge Triggered
IRQ 1	IRQ 1	2, 3	External (P33), Falling Edge Triggered
IRQ 2	IRQ 2, T <sub>IN</sub>	4, 5	External (P31), Rising/Falling Edge Triggered
IRQ 3	IRQ 3	6, 7	Software Generated, SPI Receive
IRQ 4	TO/IRQ 4	8, 9	Internal for E06 and Software Generated for E03
IRQ 5	TI	10, 11	Internal

**Note:**

When enabled, the SPI receive interrupt is mapped to IRQ3 in the Z86E06.

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. An interrupt machine cycle is activated when an interrupt request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. All Z86E03/E06 interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests need service. In the Z86E06, when the SPI is disabled, IRQ3 has no hardware source but can be invoked by software (write to IRQ3 Register). When the SPI is enabled, an interrupt will be mapped to IRQ3 after a byte of data has been received by the SPI Shift Register.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 may be rising, falling, or both edge triggered, and are programmable by the user. The software can poll to identify the state of the pin.

The programming bits for the INTERRUPT EDGE SELECT are located in the IRQ register (R250), bits D7 and D6. The configuration is shown in Table 3.

Table 3. IRQ Register

IRQ		Interrupt Edge	
D7	D6	P31	P32
0	0	F	F
0	1	F	R
1	0	R	F
1	1	R/F	R/F

**Notes:**

F = Falling Edge  
R = Rising Edge



**STOP.** This instruction turns off the internal clock and external crystal oscillation and reduces the standby current. The STOP mode is terminated by a RESET only, either by WDT time-out, POR, SPI compare; or SMR recovery. This causes the processor to restart the application program at address 000C (HEX). Note, the crystal remains active in STOP mode if bits 3 and 4 of the WDTMR are enabled. In this mode, only the Watch-Dog Timer runs in STOP mode.

In order to enter STOP or HALT mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=FFH) immediately before the appropriate SLEEP instruction, i.e.:

```
FF  NOP ; clear the pipeline
6F  STOP ; enter STOP mode
or
FF  NOP ; clear the pipeline
7F  HALT ; enter HALT mode
```


**Serial Peripheral Interface (SPI)—Z86E06 Only.** The Z86E06 incorporates a serial peripheral interface for communication with other microcontrollers and peripherals. **The SPI does not exist on the Z86E03.** The SPI includes features such as STOP-Mode Recovery, Master/Slave selection, and Compare mode. Table 4 contains the pin configuration for the SPI feature when it is enabled. The SPI consists of four registers: SPI Control Register (SCON), SPI Compare Register (SCOMP), SPI Receive/Buffer Register (RxBUF), and SPI Shift Register. SCON is located in bank (C) of the Expanded Register Group at address 02.

**Table 4. SPI Pin Configuration**

Name	Function	Pin Location
DI	Data-In	P20
DO	Data-Out	P27
SS	Slave Select	P35
SK	SPI Clock	P34

The SPI Control Register (SCON) (Figure 13) is a read/write register that controls; Master/Slave selection, interrupts, clock source and phase selection, and error flag. Bit 0 enables/disables the SPI with the default being SPI disabled. A 1 in this location will enable the SPI, and a 0 will disable the SPI. Bits 1 and 2 of the SCON register in Master mode select the clock rate. The user may choose whether internal clock is divide-by-2, -4, -8, or -16. In slave mode, Bit 1 of this register flags the user if an overrun of the RxBUF Register has occurred. The RxCharOverrun flag is only reset by writing a 0 to this bit. In slave mode, bit 2 of the

Control Register disables the data-out I/O function. If a 1 is written to this bit, the data-out pin is released to its original port configuration. If a 0 is written to this bit, the SPI shifts out one bit for each bit received. Bit 3 of the SCON Register enables the compare feature of the SPI, with the default being disabled. When the compare feature is enabled, a comparison of the value in the SCOMP Register is made with the value in the RxBUF Register. Bit 4 signals that a receive character is available in the RxBUF Register.



**Figure 13. SPI Control Register (SCON)  
(Z86E06 Only)**

If the associated IRQ3 is enabled, an interrupt is generated. Bit 5 controls the clock phase of the SPI. A 1 in Bit 5 allows for receiving data on the clock's falling edge and transmitting data on the clock's rising edge. A 0 allows receiving data on the clock's rising edge and transmitting on the clock's falling edge. The SPI clock source is defined in bit 6. A 1 uses Timer0 output for the SPI clock, and a 0 uses TCLK for clocking the SPI. Finally, bit 7 determines whether the SPI is used as a Master or a Slave. A 1 puts the SPI into Master mode and a 0 puts the SPI into Slave mode.

## FUNCTIONAL DESCRIPTION (Continued)

**SPI Operation (Z86E06 only).** The SPI is used in one of two modes: either as system slave, or as system master. Several of the possible system configurations are shown in Figure 14. In the slave mode, data transfer starts when the slave select (SS) pin goes active. Data is transferred into the slave's SPI Shift Register through the DI pin, which has the same address as the RxBUF Register. After a byte of data has been received by the SPI Shift Register, a Receive Character Available (RCA/IRQ3) flag and interrupt is generated. The next byte of data will be received at this time. The RxBUF Register must be cleared, or a Receive Character Overrun (RxCharOverrun) flag will be set in the SCON Register, and the data in the RxBUF Register will be overwritten. When the communication between the master and slave is complete, the SS goes inactive.

Unless disconnected, for every bit that is transferred into the slave through the DI pin, a bit is transferred out through the DO pin on the opposite clock edge. During slave operation, the SPI clock pin (SK) is an input. In master mode, the CPU must first activate a SS through one of its I/O ports. Next, data is transferred through the master's DO pin one bit per master clock cycle. Loading data into the shift register initiates the transfer. In master mode, the master's clock will drive the slave's clock. At the conclusion of a transfer, a Receive Character Available (RCA/IRQ3) flag and interrupt is generated. Before data is transferred via the DO pin, the SPI Enable bit in the SCON Register must be enabled.


**SPI Compare (Z86E06 only).** When the SPI Compare Enable bit, D3 of the SCON Register is set to 1, the SPI Compare feature is enabled. The compare feature is only valid for slave mode. A compare transaction begins when the (SS) line goes active. Data is received as if it were a normal transaction, but there is no data transmitted to avoid bus contention with other slave devices. When the compare byte is received, IRQ3 is not generated. Instead, the data is compared with the contents of the SCOMP Register. If the data does not match, DO remains inactive and the slave ignores all data until the (SS) signal is reset. If the data received matches the data in the SCOMP register, then a SMR signal is generated. DO is activated if it is not tri-stated by D2 in the SCON Register, and data is received the same as any other SPI slave transaction.

When the SPI is activated as a slave, it operates in all system modes; STOP, HALT, and RUN. Slaves' not comparing remain in their current mode, whereas slaves' comparing wake from a STOP or HALT mode by means of an SMR.


**SPI Clock (Z86E06 only).** The SPI clock maybe driven by three sources: Timer0, a division of the internal system clock, or the external master when in slave mode. Bit D6 of the SCON Register controls what source drives the SPI clock. A 0 in bit D6 of the SCON Register determines the division of the internal system clock if this is used as the SPI clock source. Divide by 2, 4, 8, or 16 is chosen as the scaler.

# FUNCTIONAL DESCRIPTION (Continued)

**STOP-Mode Recovery Register (SMR).** This register selects the clock divide value and determines the mode of STOP-Mode Recovery (Figure 18). All bits are Write Only except bit 7, which is Read Only. Bit 7 is a flag bit that is hardware set on the condition of a STOP recovery and reset on a power-on cycle. Bit 6 controls whether a low level or high level is required from the recovery source. The recovery level must be active Low to work with SPI. Bit 5 controls the reset delay after recovery. Bits 2, 3, and 4 of the SMR specify the source of the STOP-Mode Recovery signal. Bit 1 determines whether the XTAL is divided by 1 or 2. A 0 in this location uses XTAL divide-by-two, and a 1 uses XTAL. The default for this bit is XTAL divide-by-two. Bit 0 controls the divide-by-16 prescaler of SCLK/TCLK. The SMR is located in bank F of the Expanded Register Group at address 0BH.



**Figure 18a. STOP-Mode Recovery Register**  
(Write Only except bit D7, which is Read Only.)  
(Z86E03)



**Figure 18b. STOP-Mode Recovery Register**  
(Write Only except bit D7, which is Read Only.)  
(Z86E06)

**SCLK/TCLK Divide-by-16 Select (D0)—Z86E06 Only.** D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK. The purpose of this control is to selectively reduce device power consumption during normal processor execution (SCLK control) and/or HALT mode (where TCLK sources the counter/timers and interrupt logic).

**External Clock Divide Mode (D1).** This bit can eliminate the oscillator divide-by-two circuitry. When this bit is 0, SCLK (System Clock) and TCLK (Timer Clock) are equal to the external clock frequency divided by two. The SCLK/TCLK is equal to the external clock frequency when this bit is set (D1=1). Using this bit, together with D7 of PCON, helps further lower EMI [i.e., D7 (PCON)=0, D1 (SMR)=1]. The default setting is 0.


ister settings. If SPI Compare is used to wake up the part from STOP Mode, it is still possible to have one of the other STOP- Mode Recovery sources active. **Note:** These other STOP- Mode Recovery sources must be active level Low (bit D6 in SMR set to 0 if P31, P32, P33, and P27 selected, or bit D6 in SMR set to 1 if logical NOR of Port 2 is selected).

SMR			Operation
D4	D3	D2	Description of Action
0	0	0	POR recovery only
0	0	1	POR recovery only (E03 = Reserved)
0	1	0	P31 transition (E03 = Reserved)
0	1	1	P32 transition (E03 = Reserved)
1	0	0	P33 transition (E03 = Reserved)
1	0	1	P27 transition
1	1	0	Logical NOR of Port 2 bits 0:3
1	1	1	Logical NOR of Port 2 bits 0:7

**STOP-Mode Recovery Delay Select (D5).** This bit disables the 5 ms RESET delay after STOP-Mode Recovery. The default condition of this bit is 1. If the "fast" wake up is selected, the STOP-Mode Recovery source needs to be kept active for at least 5 T<sub>PC</sub>.

**STOP-Mode Recovery Level Select (D6).** A 1 in this bit position indicates that a high level on any one of the recovery sources wakes the device from STOP Mode. A 0 indicates low level recovery. The default is 0 on POR (Figure 19).

**Cold or Warm Start (D7).** This bit is set by the device upon entering STOP Mode. It is active High, and is 0 (cold) on POR/WDT RESET. This bit is Read Only. A 1 in this bit (warm) indicates that the device awakens by a SMR source.



2-23

## FUNCTIONAL DESCRIPTION (Continued)

**WDT Time Select (D1,D0).** Bits 0 and 1 control a tap circuit that determines the time-out period. Table 6 shows the different values that can be obtained. The default value of D0 and D1 are 1 and 0, respectively. These select bits are present in the Z86E06 only.

**Table 6. Time-Out Period of the WDT (Z86E06 Only)**

D1	D0	Time-Out of Internal RC OSC	Time-Out of XTAL Clock
0	0	5 ms min	256TpC
0	1	15 ms min	512TpC
1	0	25 ms min	1024TpC
1	1	100 ms min	4096TpC

**Notes:**

TpC = XTAL clock cycle

The default on reset is 15 ms, D0 = 1 and D1 = 0.

The values given are for  $V_{cc} = 5.0V$

For the Z86E03, the WDT time-out value is fixed at 1024 TpC (depending on WDTMR bit D4) period. When writing to the WDTMR in the Z86E03, bit D0 must be 1 and D1 must be 0.

**WDT During HALT (D2).** This bit determines whether or not the WDT is active during HALT mode. A 1 indicates active during HALT. The default is 1.

**WDT During STOP (D3).** This bit determines whether or not the WDT is active during STOP mode. Since XTAL clock is stopped during STOP Mode, unless as specified below, the on-board RC must be selected as the clock source to the POR counter. A 1 indicates active during STOP. The default is 1. If bits D3 and D4 are both set to 1, the WDT only, is driven by the external clock during STOP mode.

**Clock Source for WDT (D4).** This bit determines which oscillator source is used to clock the internal POR and WDT counter chain. If the bit is a 1, the internal RC oscillator is bypassed and the POR and WDT clock source is driven from the external pin, XTAL1. The default configuration of this bit is 0, which selects the internal RC oscillator.

**Bits 5, 6 and 7.** These bits are reserved.

**$V_{cc}$  Voltage Comparator.** An on-board Voltage Comparator checks that  $V_{cc}$  is at the required level to ensure correct operation of the device. Reset is globally driven if  $V_{cc}$  is below the specified voltage (typically 2.6V).

**Low Voltage Protection ( $V_{LV}$ ).** The Low Voltage Protection trip point ( $V_{LV}$ ) will be less than 3 volts and above 1.8 volts under the following conditions.

Maximum ( $V_{LV}$ ) Conditions:

**Case 1:**  $T_A = -40^\circ$  to  $+105^\circ C$ , Internal Clock (SCLK) Frequency equal or less than 1 MHz

**Case 2:**  $T_A = -40^\circ$  to  $+85^\circ C$ , Internal Clock (SCLK) Frequency equal or less than 2 MHz

**Note:** The internal clock frequency (SCLK) is determined by SMR (F) 0BH bit D1.

The device functions normally at or above 3.0V under all conditions. Below 3.0V, the device is guaranteed to function normally until the Low Voltage Protection trip point ( $V_{LV}$ ) is reached, for the temperatures and operating frequencies in cases 1 and 2 above. The actual low voltage trip point is a function of temperature and process parameters (Figure 22).

## SPECIAL FUNCTIONS

### EPROM Mode

Besides  $V_{DD}$  and GND ( $V_{SS}$ ), the Z86E03/E06 changes all its pin functions in the EPROM mode. XTAL2 has no function, XTAL1 functions as /CE, P31 functions as /OE, P32 functions as EPM, P33 functions as  $V_{PP}$ , and P02 functions as /PGM.

**EPROM Protect.** ROM protect is EPROM-programmable. It is selected by the customer at the time the ROM code is EPROM programmed. The selection of ROM Protect disables the LDC and LDCI instructions in all modes. A ROM look-up table cannot be used in this mode.

### Application Caution

Please note that when using the device in a noisy environment, it is suggested that the voltages on the EP /CE, /OE pins be clamped to  $V_{CC}$  through a diode to  $V_{CC}$  prevent accidentally entering the OTP mode. This requires both a diode and a 100 pF capacitor.

**User Modes.** Table 7 shows the programming voltage each mode of Z86E06.

Table 7. OTP Programming Table

Programming Modes	$V_{PP}$	EPM	/CE	/OE	/PGM	ADDR	DATA	$V_{CC}^*$
EPROM READ1	X	$V_H$	$V_{IL}$	$V_{IL}$	$V_{IH}$	ADDR	Out	4.5V
EPROM READ2	X	$V_H$	$V_{IL}$	$V_{IL}$	$V_{IH}$	ADDR	Out	5.5V
PROGRAM	$V_H$	X	$V_{IL}$	$V_{IH}$	$V_{IL}$	ADDR	In	6.0V
PROGRAM VERIFY	$V_H$	X	$V_{IL}$	$V_{IL}$	$V_{IH}$	ADDR	Out	6.0V
EPROM PROTECT	$V_H$	$V_H$	$V_H$	$V_{IH}$	$V_{IL}$	NU	NU	6.0V
PERMANENT WDT ENABLED	$V_H$	$V_{IH}$	$V_H$	$V_{IH}$	$V_{IL}$	NU	NU	6.0V
GLOBAL AUTO LATCH DISABLED	$V_H$	$V_{IH}$	$V_H$	$V_{IL}$	$V_{IL}$	NU	NU	6.0V
RC OSCILLATOR	$V_H$	$V_{IL}$	$V_H$	$V_{IH}$	$V_{IL}$	NU	NU	6.0V

#### Notes:

In EPROM Mode, all Z8 inputs are TTL inputs.

$V_H$  = 12.5V  $\pm$  0.5V

$V_{IH}$  = As per specific Z8 DC specification.

$V_{IL}$  = As per specific Z8 DC specification.

X = Not used, but must be set to  $V_H$ ,  $V_{IH}$ , or  $V_{IL}$  level.

NU = Not used, but must be set to either  $V_H$  or  $V_{IL}$  level.

$I_{PP}$  during programming = 40 mA maximum.

$I_{CC}$  during programming, verify, or read = 40 mA maximum.

\*  $V_{CC}$  has a tolerance of  $\pm 0.25V$ .






Figure 26. Z86E03/E06 Programming Waveform  
(EPROM Protect and Low EMI Program)

2

**EXPANDED REGISTER FILE CONTROL REGISTERS (Continued)**




**Figure 34. SPI Compare Register  
(Z86E06 Only)**




**Figure 35. SPI Receive Buffer  
(Z86E06 Only)**


**Z8 CONTROL REGISTER DIAGRAMS**




**Figure 36. Reserved**




**Figure 37. Timer Mode Register  
(F1<sub>H</sub>: Read/Write)**




**Figure 38. Counter Timer 1 Register  
(F2<sub>H</sub>: Read/Write)**



**Figure 39. Prescaler 1 Register  
(F3<sub>H</sub>: Write Only)**




**Figure 40. Counter/Timer 0 Register  
(F4<sub>H</sub>: Read/Write; Z86E06 Only)**



**Figure 41. Prescaler 0 Register  
(F5<sub>H</sub>: Write Only; Z86E06 Only)**




R246 P2M



P2<sub>7</sub> - P2<sub>0</sub> I/O Definition  
0 Defines Bit as OUTPUT  
1 Defines Bit as INPUT

Figure 42. Port 2 Mode Register  
(F6<sub>H</sub>: Write Only)


R247 P3M



0 Port 2 Open Drain  
1 Port 2 Push-pull  
Port 3 Inputs  
0 Digital Mode  
1 Analog Mode  
Reserved (Must be 0)

Figure 43. Port 3 Mode Register  
(F7<sub>H</sub>: Write Only)


R248 P01M



Reserved (Must be 0)  
Reserved (Must be 1)  
Reserved (Must be 0)

Figure 44. Port 0 and 1 Mode Register  
(F8<sub>H</sub>: Write Only)


R249 IPR



Interrupt Group Priority  
000 Reserved  
001 C > A > B  
010 A > B > C  
011 A > C > B  
100 B > C > A  
101 C > B > A  
110 B > A > C  
111 Reserved  
IRQ1, IRQ4 Priority (Group C)  
0 IRQ1 > IRQ4  
1 IRQ4 > IRQ1  
IRQ0, IRQ2 Priority (Group B)  
0 IRQ2 > IRQ0  
1 IRQ0 > IRQ2  
IRQ3, IRQ5 Priority (Group A)  
0 IRQ5 > IRQ3  
1 IRQ3 > IRQ5  
Reserved (Must be 0)

Figure 45. Interrupt Priority Register  
(F9<sub>H</sub>: Write Only)

R250 IRQ




IRQ0 = P32 Input  
IRQ1 = P33 Input  
IRQ2 = P31 Input  
IRQ3 = Software Controlled/SPI  
IRQ4 = T0 (E03 Software only)  
IRQ5 = T1  
Inter Edge  
00 P31 ↓ P32 ↓  
01 P31 ↓ P32 ↑  
10 P31 ↑ P32 ↓  
11 P31 ↑ P32 ↑


Figure 46. Interrupt Request Register  
(FA<sub>H</sub>: Read/Write)

2


## Z8 CONTROL REGISTER DIAGRAMS (Continued)




**Figure 47. Interrupt Mask Register**  
(FB<sub>H</sub>: Read/Write)




**Figure 48. Flag Register**  
(FC<sub>H</sub>: Read/Write)



**Figure 49. Register Pointer**  
(FD<sub>H</sub>: Read/Write)



**Figure 50. General Purpose Register**  
(FE<sub>H</sub>: Read/Write)



**Figure 51. Stack Pointer**  
(FF<sub>H</sub>: Read/Write)

## INSTRUCTION SET NOTATION

**Addressing Modes.** The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Symbol	Meaning
IRR	Indirect register pair or indirect working-register pair address
Irr	Indirect working-register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working-register address
r	Working-register address only
IR	Indirect-register or indirect working-register address
Ir	Indirect working-register address only
RR address	Register pair or working register pair address

**Flags.** Control register (R252) contains the following six flags:

Symbol	Meaning
C	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
H	Half-carry flag

Affected flags are indicated by:

0	Clear to zero
1	Set to one
*	Set to clear according to operation
-	Unaffected
x	Undefined



**Symbols.** The following symbols are used in describing the instruction set.

Symbol	Meaning
dst	Destination location or contents
src	Source location or contents
cc	Condition code
@	Indirect address prefix
SP	Stack Pointer
PC	Program Counter
FLAGS	Flag register (Control Register 252)
RP	Register Pointer (R253)
IMR	Interrupt mask register (R251)

## INSTRUCTION SUMMARY (Continued)


Instruction and Operation	Address Mode		Opcode Byte (Hex)	Flags Affected						
	dst	src		C	Z	S	V	D	H	
<b>ADC</b> dst, src dst ← dst + src + C	†		1[ ]	*	*	*	*	0	*	
<b>ADD</b> dst, src dst ← dst + src	†		0[ ]	*	*	*	*	0	*	
<b>AND</b> dst, src dst ← dst AND src	†		5[ ]	-	*	*	0	-	-	
<b>CALL</b> dst SP ← SP - 2 @SP ← PC, PC ← dst	DA IRR		D6 D4	-	-	-	-	-	-	
<b>CCF</b> C ← NOT C			EF	*	-	-	-	-	-	
<b>CLR</b> dst dst ← 0	R IR		B0 B1	-	-	-	-	-	-	
<b>COM</b> dst dst ← NOT dst	R IR		60 61	-	*	*	0	-	-	
<b>CP</b> dst, src dst - src	†		A[ ]	*	*	*	*	-	-	
<b>DA</b> dst dst ← DA dst	R IR		40 41	*	*	*	X	-	-	
<b>DEC</b> dst dst ← dst - 1	R IR		00 01	-	*	*	*	-	-	
<b>DECW</b> dst dst ← dst - 1	RR IR		80 81	-	*	*	*	-	-	
<b>DI</b> IMR(7) ← 0			8F	-	-	-	-	-	-	
<b>DJNZ</b> r, dst r ← r - 1 if r ≠ 0 PC ← PC + dst Range: +127, 128	RA		rA r = 0 - F	-	-	-	-	-	-	
<b>EI</b> IMR(7) ← 1			9F	-	-	-	-	-	-	
<b>HALT</b>			7F	-	-	-	-	-	-	
<b>INC</b> dst dst ← dst + 1	r R IR		rE r = 0 - F 20 21	-	*	*	*	-	-	
<b>INCW</b> dst dst ← dst + 1	RR IR		A0 A1	-	*	*	*	-	-	
<b>IRET</b> FLAGS ← @SP; SP ← SP + 1 PC ← @SP; SP ← SP + 2; IMR(7) ← 1			BF	*	*	*	*	*	*	
<b>JP</b> cc, dst if cc is true, PC ← dst	DA IRR		cD c = 0 - F 30	-	-	-	-	-	-	
<b>JR</b> cc, dst if cc is true, PC ← PC + dst Range: +127, -128	RA		cB c = 0 - F	-	-	-	-	-	-	
<b>LD</b> dst, src dst ← src	r r R r X r lr lr R R IR IR R	lm R r X r lr r R R IM IM R	rC r8 r9 r = 0 - F C7 D7 E3 F3 E4 E5 E6 E7 F5	-	-	-	-	-	-	
<b>LDC</b> dst, src dst ← src	r	lrr	C2	-	-	-	-	-	-	
<b>LDCI</b> dst, src dst ← src r ← r + 1; rr ← rr + 1	lr	lrr	C3	-	-	-	-	-	-	
<b>NOP</b>			FF	-	-	-	-	-	-	

# PACKAGE INFORMATION






SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A1	0.51	0.81	.020	.032
A2	3.25	3.43	.128	.135
B	0.38	0.53	.015	.021
B1	1.14	1.65	.045	.065
C	0.23	0.38	.009	.015
D	22.35	23.37	.880	.920
E	7.62	8.13	.300	.320
E1	6.22	6.48	.245	.255
⌀	2.54	TYP	.100	TYP
eA	7.87	8.89	.310	.350
L	3.18	3.81	.125	.150
Q1	1.52	1.65	.060	.065
S	0.89	1.65	.035	.065

CONTROLLING DIMENSIONS - INCH



18-Pin DIP Package Diagram



CONTROLLING DIMENSIONS - MM  
LEADS ARE COPLANAR WITHIN .004 INCH

SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A	2.40	2.65	.094	.104
A1	0.10	0.30	.004	.012
A2	2.24	2.44	.088	.096
B	0.36	0.46	.014	.018
C	0.23	0.30	.009	.012
D	11.40	11.75	.449	.463
E	7.40	7.68	.291	.299
⌀	1.27	TYP	.050	TYP
H	10.00	10.65	.394	.419
h	0.30	0.40	.012	.016
L	0.60	1.00	.024	.039
Q1	0.97	1.07	.038	.042

18-Pin SOIC Package Diagram

2