

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

- · ·	
Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	SPI
Peripherals	POR, WDT
Number of I/O	14
Program Memory Size	1KB (1K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	124 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e0612psc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 4b. Port 2 Configuration (Z86E06)

2

2-5

FUNCTIONAL DESCRIPTION

RESET. The device is reset in one of the following conditions:

- Power-On Reset
- Watch-Dog Timer
- STOP-Mode Recovery Source
- Low Voltage Protection

Having the Auto Power-On Reset circuitry built-in, the Z86E03/E06 does not require an external reset circuit. The reset time is 5 ms (typical) plus 18 clock cycles.

The device does not re-initialize the WDTMR, SMR, P2M, or P3M registers to their reset values on a STOP-Mode Recovery operation.

Program Memory. Z86E03/E06 can address up to 512/1K bytes of internal program memory (Figure 6). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Byte 13 to byte 511/1023 consists of on-chip, user program mask ROM.

EPROM Protect. The 512/1K bytes of Program Memory is mask programmable. A EPROM protect feature will prevent "dumping" of the EPROM contents by inhibiting execution of the LDC and LDCI instructions to program memory in all modes.

EPROM protect is EPROM-programmable. It is selected by the customer when the ROM code is submitted. **Selecting ROM protect disables the LDC and LDCI instructions in all modes. ROM lookup tables are not supported in this mode.**

Expanded Register File (ERF). The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices and input/output ports into the register address area. The Z8 register address space R0 through R15 is implemented as

16 groups of 16 registers per group (Figure 7). These register groups are known as the Expanded Register File (ERF).

Bits 3-0 of the Register Pointer (RP) select the active ERF group. Bits 7-4 of the RP register select the working register group (Figure 7). For the Z86E03, three system configuration registers reside in the ERF address space Bank F. For the Z86E06, three system configuration registers reside in the ERF address space Bank F, while three SPI registers reside in Bank C. The rest of the ERF address space is not physically implemented and is open for future expansion.




Figure 6. Program Memory Map





Figure 7b. Expanded Register File Architecture (Z86E06)

2-11

FUNCTIONAL DESCRIPTION (Continued)



Note: Default Setting After Reset = 00000000

Figure 8. Register Pointer Register

Register File. The Register File consists of two I/O port registers, 60/124 general-purpose registers, and 13/15 control and status registers. The Z86E03 General-Purpose Register file ranges from address 00 to 3F while the Z86E06 General-Purpose Register file ranges from ad-

dress 00 to 7F (see Figure 9). The instructions can access registers directly or indirectly via an 8-bit address field. This allows a short 4-bit register address using the Register Pointer (Figure 9). In the 4-bit mode, the Register File s divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group.

General-Purpose Registers (GPR). These registers are undefined after the device is powered up. The registers keep their last value after any reset, as long as the reset occurs in the V_{CC} voltage-specified operating range. **Note:** Register R254 has been designated as a general-purpose register.

Stack. An 8-bit Stack Pointer (R255) used for the internal stack that resides within the 60/124 general-purpose registers.




Figure 9. Register Pointer

Counter/Timers. There are two 8-bit programmable counter/timers (T0-T1), each driven by its own 6-bit programmable prescaler (Z86E03 only has T1). The T1

prescaler can be driven by internal or external clock sources, however, the T0 prescaler is driven by the internal clock only (Figure 10).




Figure 10. Counter/Timer Block Diagram

9

Table 2. Interrupt Types, Sources, and Vectors

Name	Source	Vector Location	Comments
IRQ 0	IRQ 0	0, 1	External (P32), Rising/Falling Edge Triggered
IRQ 1	IRQ 1	2, 3	External (P33), Falling Edge Triggered
IRQ 2	IRQ 2, T _{IN}	4,5	External (P31), Rising/Falling Edge Triggered
IRQ 3	IRQ 3	6, 7	Software Generated, SPI Receive
IRQ 4	T0/IRQ 4	8, 9	Internal for E06 and Software Generated for E03
IRQ 5	TI	10, 11	Internal

Note:

When enabled, the SPI receive interrupt is mapped to IRQ3 in the Z86E06.

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. An interrupt machine cycle is activated when an interrupt request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. All Z86E03/E06 interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests need service. In the Z86E06, when the SPI is disabled, IRQ3 has no hardware source but can be invoked by software (write to IRQ3 Register). When the SPI is enabled, an interrupt will be mapped to IRQ3 after a byte of data has been received by the SPI Shift Register.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 may be rising, falling, or both edge triggered, and are programmable by the user. The software can poll to identify the state of the pin.

The programming bits for the INTERRUPT EDGE SELECT are located in the IRQ register (R250), bits D7 and D6. The configuration is shown in Table 3.

Table 3. IRQ Register

IR	Q	interru	pt Edge
D7	D6	P31	P32
0	0	F	F
ñ	1	F	R
1	0	R	F
1	1	R/F	R/F

Notes:

F = Falling Edge

R = Rising Edge


FUNCTIONAL DESCRIPTION (Continued)

Clock. The Z86E03/E06 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, RC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 10 kHz to 8 MHz/12 MHz max, with a series resistance (RS) less than or equal to 100 Ohms.

The crystal should be connected across XTAL1 and XTAL2 using the vendor's recommended capacitor values (capacitance between 10 pF to 300 pF) from each pin directly to the device ground (pin 14). The layout is important to reduce ground noise injection.

The RC oscillator option is EPROM-programmable, to be selected by the customer at the time the Z8 is EPROM programmed. The RC oscillator configuration must be an external resistor connected from XTAL1 to XTAL2, with a frequency-setting capacitor from XTAL1 to ground (Figure 12).

In addition, a special feature has been incorporated into the Z86E03/E06; in low EMI noise mode (bit 7 of PCON register=0) with the RC option selected, the oscillator is targeted to consume considerately less $\rm I_{cc}$ current at frequencies of 10 kHz or less.



Preliminary Value Including Pin Parasitics

Figure 12. Oscillator Configuration

Power-On Reset. A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR time allows $V_{\rm cc}$ and the oscillator circuit to stabilize before instruction execution begins. The POR timer circuit is a one-shot timer triggered by one of the three conditions:

- Power-Fail to Power-OK Status
- STOP-Mode Recovery (If D5 of SMR=1)
- WDT Time-out

The POR time is a nominal 5 ms. Bit 5 of the STOP Mode Register determines whether the POR timer is bypassed after STOP mode recovery (typical for external clock, and RC/LC oscillators with fast start up time).

HALT. Will turn off the internal CPU clock but not the XTAL oscillation. The counter/timers and external interrupts IRQ0, IRQ1, and IRQ2 remain active. The device may be recovered by interrupts either externally or internally generated.

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current. The STOP mode is terminated by a RESET only, either by WDT time-out, POR, SPI compare; or SMR recovery. This causes the processor to restart the application program at address 000C (HEX). Note, the crystal remains active in STOP mode if bits 3 and 4 of the WDTMR are enabled. In this mode, only the Watch-Dog Timer runs in STOP mode.

In order to enter STOP or HALT mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=FFH) immediately before the appropriate SLEEP instruction, i.e.:

FF NOP ; clear the pipeline 6F STOP ; enter STOP mode or FF NOP ; clear the pipeline 7F HALT ; enter HALT mode


Serial Peripheral Interface (SPI)—Z86E06 Only. The Z86E06 incorporates a serial peripheral interface for communication with other microcontrollers and peripherals. The SPI does not exist on the Z86E03. The SPI includes features such as STOP-Mode Recovery, Master/Slave selection, and Compare mode. Table 4 contains the pin configuration for the SPI feature when it is enabled. The SPI consists of four registers: SPI Control Register (SCON), SPI Compare Register (SCOMP), SPI Receive/Buffer Register (RXBUF), and SPI Shift Register. SCON is located in bank (C) of the Expanded Register Group at address 02.

Table 4. SPI Pin Configuration

Name	Function	Pin Location
DI	Data-In	P20
DO	Data-Out	P27
SS	Slave Select	P35
SK	SPI Clock	P34

The SPI Control Register (SCON) (Figure 13) is a read/write register that controls; Master/Slave selection, interrupts, clock source and phase selection, and error flag. Bit 0 enables/disables the SPI with the default being SPI disabled. A 1 in this location will enable the SPI, and a 0 will disable the SPI. Bits 1 and 2 of the SCON register in Master mode select the clock rate. The user may choose whether internal clock is divide-by-2, -4, -8, or -16. In slave mode, Bit 1 of this register flags the user if an overrun of the RxBUF Register has occurred. The RxCharOverrun flag is only reset by writing a 0 to this bit. In slave mode, bit 2 of the

Control Register disables the data-out I/O function. If a 1 is written to this bit, the data-out pin is released to its original port configuration. If a 0 is written to this bit, the SPI shifts out one bit for each bit received. Bit 3 of the SCON Register enables the compare feature of the SPI, with the default being disabled. When the compare feature is enabled, a comparison of the value in the SCOMP Register is made with the value in the RxBUF Register. Bit 4 signals that a receive character is available in the RxBUF Register.



Default Setting After Reset.

Figure 13. SPI Control Register (SCON) (Z86E06 Only)

If the associated IRQ3 is enabled, an interrupt is generated. Bit 5 controls the clock phase of the SPI. A 1 in Bit 5 allows for receiving data on the clock's falling edge and transmitting data on the clock's rising edge. A 0 allows receiving data on the clock's rising edge and transmitting on the clock's falling edge. The SPI clock source is defined in bit 6. A 1 uses Timer0 output for the SPI clock, and a 0 uses TCLK for clocking the SPI. Finally, bit 7 determines whether the SPI is used as a Master or a Slave. A 1 puts the SPI into Master mode and a 0 puts the SPI into Slave mode.

%2iL05

FUNCTIONAL DESCRIPTION (Continued)

SPI Operation (Z86E06 only). The SPI is used in one of two modes: either as system slave, or as system master. Several of the possible system configurations are shown in Figure 14. In the slave mode, data transfer starts when the slave select (SS) pin goes active. Data is transferred into the slave's SPI Shift Register through the DI pin, which has the same address as the RxBUF Register. After a byte of data has been received by the SPI Shift Register, a Receive Character Available (RCA/IRQ3) flag and interrupt is generated. The next byte of data will be received at this time. The RxBUF Register must be cleared, or a Receive Character Overrun (RxCharOverrun) flag will be set in the SCON Register, and the data in the RxBUF Register will be overwritten. When the communication between the master and slave is complete, the SS goes inactive

Unless disconnected, for every bit that is transferred into the slave through the DI pin, a bit is transferred out through the DO pin on the opposite clock edge. During slave operation, the SPI clock pin (SK) is an input. In master mode, the CPU must first activate a SS through one of it's I/O ports. Next, data is transferred through the master's DO pin one bit per master clock cycle. Loading data into the shift register initiates the transfer. In master mode, the master's clock will drive the slave's clock. At the conclusion of a transfer, a Receive Character Available (RCA/IRQ3) flag and interrupt is generated. Before data is transferred via the DO pin, the SPI Enable bit in the SCON Register must be enabled.

SPI Compare (Z86E06 only). When the SPI Compare Enable bit, D3 of the SCON Register is set to 1, the SPI Compare feature is enabled. The compare feature is only valid for slave mode. A compare transaction begins when the (SS) line goes active. Data is received as if it were a normal transaction, but there is no data transmitted to avoid bus contention with other slave devices. When the compare byte is received, IRQ3 is not generated. Instead, the data is compared with the contents of the SCOMP Register. If the data does not match, DO remains inactive and the slave ignores all data until the (SS) signal is reset. If the data received matches the data in the SCOMP register, then a SMR signal is generated. DO is activated if it is not tri-stated by D2 in the SCON Register, and data is received the same as any other SPI slave transaction.

When the SPI is activated as a slave, it operates in all system modes; STOP, HALT, and RUN. Slaves' not comparing remain in their current mode, whereas slaves' comparing wake from a STOP or HALT mode by means of an SMR.

SPI Clock (Z86E06 only). The SPI clock maybe driven by three sources: Timer0, a division of the internal system clock, or the external master when in slave mode. Bit D6 of the SCON Register controls what source drives the SPI clock. A 0 in bit D6 of the SCON Register determines the division of the internal system clock if this is used as the SPI clock source. Divide by 2, 4, 8, or 16 is chosen as the scaler.

FUNCTIONAL DESCRIPTION (Continued)

Receive Character Available and Overrun (Z86E06 Only). When a complete data stream is received, an interrupt is generated and the RxCharAvail bit in the SCON Register is set. Bit 4 in the SCON Register is for enabling or disabling the RxCharAvail interrupt. The RxCharAvail bit is available for interrupt polling purposes and is reset when the RxBUF Register is read. RxCharAvail is generated in both master and slave modes. While in slave mode, if the RxBUF is not read before the next data stream is received and loaded into the RxBUF Register, Receive Character Overrun (RxCharOverrun) occurs. Since there is no need

for clock control in slave mode, bit D1 in the SPI Contro Register is used to log any RxCharOverrun (Figure 15 and Figure 16).

No	Parameter	Min	Units
- 1	DI to SK Setup	10	ns
2	SK to D0 Valid	15	ns
3	SS to SK Setup	.5 Tsk	ns
4	SS to D0 Valid	15	ns
5	SK to DI Hold Time	10	ns





Figure 15. SPI Timing (Z86E06 Only)



Note: * The typical minimum operating Vcc voltage at that frequency.

Figure 22. Typical Z86E03/E06 V_{LV} Voltage vs Temperature

9




Figure 24. Z86E03/E07 Programming Waveform (EPROM Read)

|



SPECIAL FUNCTIONS (Continued) **EPROM Mode**




Figure 25. Z86E03/E06 Programming Waveform (Program and Verify)




Figure 26. Z86E03/E06 Programming Waveform (EPROM Protect and Low EMI Program)



DC ELECTRICAL CHARACTERISTICS Z86E03/E06

Symbol	Parameter	V _{cc} Note [3]		= 0°C -70°C Max		-40°C -105°C Max	Typical @ 25°C	Units	Conditions	No
V _{CH}	Clock Input High Voltage	3.3V	0.9 V _{cc}	V _{cc} +0.3	0.9 V _{cc}	V _{cc} +0.3	2.4	٧	Driven by Externa	al .
	·	5.0V	0.9 V _{cc}	V _{cc} +0.3	0.9 V _{cc}	V _{cc} +0.3	3.9	V	Driven by Externa Clock Generator	ıl
V _{CL}	Clock Input Low Voltage	3.3V	•	0.2 V _{cc}		0.2 V _{cc}	1.6	٧	Driven by Externa Clock Generator	ıl
		5.0V	V _{ss} -0.3	0.2 V _{cc}	V _{ss} -0.3	0.2 V _{cc}	2.7	٧	Driven by Externa Clock Generator	ıl
V _{IH}	Input High Voltage	3.3V	0.7 V _{cc}	V _{cc} +0.3	0.7 V _{cc}	V _{cc} +0.3	1.8	V		
••		5.0V	$0.7\mathrm{V_{cc}^{cc}}$	V _{cc} +0.3	0.7 V _{cc}	V _{cc} +0.3	2.8	٧		ŀ
V _{IL}	Input Low Voltage	3.3V	V _{ss} -0.3	0.2 V _{cc}	V _{ss} -0.3	0.2 V _{cc} 0.2 V _{cc}	1.0	٧	W-14 W 11	
		5.0V	V _{ss} -0.3	$0.2\mathrm{V_{cc}^{30}}$	V _{ss} 0.3	0.2 V _{cc}	1.5	٧		
V _{OH}	Output High Voltage	3.3V	V _{cc} -0.4		V _{cc} -0.4 V _{cc} -0.4		3.1	٧	I _{0H} = -2.0 mA	[1]
		5.0V	V _{cc} -0.4		V _{cc} 0.4		4.8	٧	I _{oH} = -2.0 mA	[1]
V _{OL1}	Output Low Voltage	3.3V		0.8		0.8	0.2	٧	$I_{01} = +4.0 \text{ mA}$	[1]
		5.0V		0.4		0.4	0.1	٧	$I_{0L}^{0L} = +4.0 \text{ mA}$	[1]
V _{0L2}	Output Low Voltage	3.3V		1.0		1.0	0.4	٧	l _{oL} = + 6 mA, 3 Pin Max	[11]
		5.0V		1.0		1.0	0.5	٧	l _{ot} = +12 mA, 3 Pin Max	[14]
V _{OFFSET}	Comparator Input	3.3V		±10		±10	±5	mV		
UTOLI	Offset Voltage	5.0V		±10		±10	± 5	mV		
V _{ica}	Input Common	3.3V	OV	V _{cc} 1.0v	OV	V _{cc} -1.5v				[7
	Mode Voltage Range	5.0V	0V	V _{cc} 1.0v	٥٧	V _{cc} -1.5v				[7
I _{IL}	Input Leakage	3.3V	-1.0	1.0	-1.0	1.0		μA	$V_{iN} = 0V, V_{CC}$	
		5.0V	-1.0	1.0	-1.0	1.0		μA	$V_{IN}^{IN} = OV, V_{CC}^{CC}$	
l _{OL}	Output Leakage	3.3V	-1.0	1.0	-1.0	1.0		μA	$V_{H} = OV, V_{CC}$	
		5.0V	-1.0	1.0	-1.0	1.0		μA	$V_{IN}^{RN} = OV, V_{CC}^{CC}$	
I _{cc}	Supply Current	3.3V		6		6 -	3.0	mA	@ 8 MHz	[4,5,12
		5.0V		11.0		11.0	6.0	mΑ	@ 8 MHz	[4,5,12
		3.3V		8.0		8.0	4.5	mA		[4,5,10, 1 8
		5.0V		15		15	9.0	mΑ	@ 12 MHz	[4,5,10, 1 8
l _{os}	Input Bias Current	3.3V		300		300		nA		[7
		5.0V		300		300		nA		[7
10	Input Offset Current	3.3V		+150		+150		nA		[7
		5.0V		+150		+150		nΑ		[7

AC ELECTRICAL CHARACTERISTICS Z86E03/E06




Figure 29. Additional Timing

AC ELECTRICAL CHARACTERISTICS

(SCLK/TCLK = EXTERNAL/2)

No	Symbol	Parameter	V _{cc}	8 MĤz ^[11]		12 MHz [11]		· · · · · · · · · · · · · · · · · · ·		8 1	8 MHz [11]		To +105°C 12 MHz [11]		
-	Oyilluut .	rarameter	Note[3]	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes		
1	TpC	Input Clock Period	3.0V 5.5V	125 125	DC DC	83 83	DC DC	125 125	DC DC	83 83	DC DC	ns ns	[1,7,8] [1,7,8]		
2	TrC,TfC	Clock Input Rise and Fall Times	3.0V 5.5V		25 25		15 15	·	25 25		15 15	ns ns	[1,7,8] [1,7,8]		
3	TwC	Input Clock Width	3.0V 5.5V	62 62		41 41		62 62		41 41	·	ns ns	[1,7,8] [1,7,8]		
4	TwTinL	Timer Input Low Width	3.0V 5.5V	100 70		100 70		100 70		100 70		ns ns	[1,7,8] [1,7,8]		
5	TwTinH	Timer Input High Width	3.0V 5.5V	5TpC 5TpC		5TpC 5TpC		5TpC 5TpC	- 11	5TpC 5TpC			[1,7,8] [1,7,8]		



AC ELECTRICAL CHARACTERISTICS
Additional Timing Table (Divide-By-One Mode, SCLK/TCLK = EXTERNAL)

No	Symbol	Parameter	V _{cc} Note [6]	T _A = 0°C to +70°C 4 MHz Min Max	T _A = -40°C to +105°C 4 MHz Min Max	Units	Notes
1	ТрС	Input Clock Period	3.0V	250 DC	250 DC	ns	[1,7,8
			5.5V	250 DC	250 DC	ns	[1,7,8]
2	TrC,TfC	Clock Input Rise & Fall Times	3.0V	25	25	ns	[1,7,8]
			5.5V	25	25	ns	[1,7,8]
3	TwC	Input Clock Width	3.0V	125	125	ns	[1,7,8]
		·	5.5V	125	125	ns	[1,7,8]
4	TwTinL	Timer Input Low Width	3.0V				
•		Timor hipsi Low Width	5.5V	100 70	100 70	ns	[1,7,8]
_	T T:				70	ns	[1,7,8]
5	TwTinH	Timer Input High Width	3.0V	3TpC	3TpC		[1,7,8]
			5.5V	ЗТрС	ЗТрС		[1,7,8]
6	TpTin	Timer Input Period	3.0V	4TpC	4TpC		[1,7,8]
			5.5V	4TpC	4TpC		[1,7,8]
7	TrTin,	Timer Input Rise & Fall Timer	3.0V	100	100	ns	[1,7,8]
	TfTin		5.5V	100	100	ns	[1,7,8]
8	TwiL	Int. Request Low Time	3.0V	100	100	ns	[1,2,7,8
			5.5V	70	70	ns	[1,7,8]
9	TwiH	Int. Request Input High Time	3.0V	3TpC	27-0		
		and reduced input riight riinte	5.5V	3TpC	3TpC 3TpC		[1,2,7,8]
10	T	0. 11.10			31pc	_	[1,2,7,8]
10	Twsm	Stop-Mode Recovery Width Spec	3.0V	12	12	ns	[1,4,]
			5.5V	12	12	ns	[1,4]
11	Tost	Oscillator Startup Time	3.0V	5TpC	5TpC	···	[1,3,8,9]
			5.5V	5TpC	5TpC		[1,3,8,9]

Notes:
[1] Timing Reference uses 0.7 V_∞ for a logic 1 and 0.2 V_∞ for a logic 0.
[2] Interrupt request via Port 3 (P33-P31).
[3] SMR-D5 = 0.
[4] SMR-D5 = 1, POR STOP mode delay is on.
[5] Reg. WDTMR.

^[6] $V_{\infty} = 3.0V \text{ to } 5.5V.$ [7] SMR D1 = 1.

^[8] Maximum frequency for internal system clock is 4 MHz when using

XTAL divide-by-one mode.
[9] For RC and LC oscillator, and for oscillator driven by clock driver.



INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Symbol	Meaning
IRR	Indirect register pair or indirect working- register pair address
Irr	Indirect working-register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working-register address
r	Working-register address only
IR .	Indirect-register or indirect
	working-register address
1r	Indirect working-register address only
RR	Register pair or working register pair
address	

Symbols. The following symbols are used in describing the instruction set.

Symbol	Meaning
dst	Destination location or contents
src	Source location or contents
CC	Condition code
@	Indirect address prefix
SP	Stack Pointer
PC	Program Counter
FLAGS	Flag register (Control Register 252)
RP	Register Pointer (R253)
IMR	Interrupt mask register (R251)

Flags. Control register (R252) contains the following six flags:

Symbol	Meaning
С	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
H ·	Half-carry flag
Affected fla	gs are indicated by:
0	Clear to zero
1	Set to one
*	Set to clear according to operation
_	Unaffected
	Undefined


INSTRUCTION FORMATS



CCF, DI, EI, IRET, NOP, RCF, RET, SCF

OPC dst

One-Byte Instructions



Two-Byte instructions

Three-Byte Instructions

INSTRUCTION SUMMARY

Note: Assignment of a value is indicated by the symbol " ← ". For example:

dst (7)

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

refers to bit 7 of the destination operand.



INSTRUCTION SUMMARY (Continued)

Instruction and Operation	Address Mode dst src	Opcode			Af S	fect		Н
ADC dst, src dst←dst + src +C	t	1[]	*	*	*	*	0	*
ADD dst, src dst←dst + src	t	0[]	*	*	*	*	0	*
AND dst, src dst←dst AND src	†	5[]	•	*	*	0		-
CALL dst SP←SP - 2 @SP←PC, PC←dst	DA IRR	D6 D4		-	-	-	•	-
CCF C←NOT C		EF	*	-	-	-	-	-
CLR dst dst←0	R IR	B0 B1	-	-	-	-	-	-
COM dst dst←NOT dst	R IR	60 61	-	*	*	0	-	-
CP dst, src dst - src	t	A[]	*	*	*	*	-	-
DA dst dst←DA dst	R IR	40 41	*	*	*	Х	-	-
DEC dst dst←dst - 1	R IR	00 01	-	*	*	*		-
DECW dst dst←dst - 1	RR IR	80 81	-	*	*	*	-	-
Di IMR(7)←0		8F	-	-	-	-		-
DJNZ r, dst r←r - 1 if r ≠ 0 PC←PC + dst Range: +127, 128	RA	rA r = 0 - F	-	•	-	-		-
EI IMR(7)←1		9F	-	-	-		-	-
HALT		7F	-	-	_			_

Instruction	Address Mode		Opcode		Flags Affected					
and Operation	d	st src	Byte (He)	() (C	Z	S	٧	D	H
INC dst	ſ		rE			*	*	*	_	_
dst←dst + 1			f = 0 - F							
	R		20							
	IR	ł	21							
INCW dst	RI	R	A0		. ;	*	*	*	_	_
dst←dst + 1	IR		A1					·		
IRET			BF	k	k :	*	*	*	*	*
FLAGS←@SP;										
SP←SP+1 PC←@SP:										
SP←SP + 2;										
IMR(7)←1										
JP cc, dst	D/		cD		_					_
if cc is true,	Ur	•	c=0-F	-	•	•	-	-	-	-
PC←dst	IRI	R	30							
JR cc, dst	RA		сВ			-	_			_
if cc is true.	II/N		c=0-F	•	-		-	•	7	-
PC←PC + dst			0-0 :							
Range: +127, -128										
LD dst, src	r	lm	rС	<u> </u>	_	_				_
dst←src	r	R	r8						-	-
	R	ſ	r9							
			r=0-F							
	ſ	Χ	C7							
	Х	r	D7							
	ŗ	lr	E3							
	ļr	ľ	F3							
	R	R	E4							
	R R	IR IM	E5							
	n IR	IM IM	E6 E7							
	IR	R	F5							
LDC dst, src	. r	Irr	C2		_	_				_
dst←src		n i	02	-	-	•	- '	-		•
LDCI dst, src	lr	Irr	C3		-					_
dst←src			•							
'←r + 1;rr←rr + 1										
NOP			FF	_	_	_		_	_	_

