

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	SPI
Peripherals	POR, WDT
Number of I/O	14
Program Memory Size	1KB (1K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	124 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e0612ssc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


© Zilos

PIN FUNCTIONS

XTAL1. *Crystal 1* (time-based input). This pin connects a parallel-resonant crystal, ceramic resonator, LC or RC network or an external single-phase clock to the on-chip oscillator input.

XTAL2. *Crystal 2*(time-based output). This pin connects a parallel-resonant crystal, ceramic resonator, LC or RC network to the on-chip oscillator output.


Port 2 (P27-P20). Port 2 is an 8-bit, bidirectional, CMOS compatible I/O port. These eight I/O lines can be configured under software control to be an input or output, independently. Input buffers are Schmitt-triggered and contain Auto Latches. Bits programmed as outputs may be globally programmed as either push-pull or open-drain (Figure 4a., 4b., and 4c.). Low EMI output buffers can be globally programmed by the software. In addition, when the SPI is enabled, P20 functions as data-in (DI), and P27 functions as data-out (DO) for the SPI (SPI on the Z86E06 only).



Silas

ADVANCE INFORMATION

PIN FUNCTIONS (Continued)



2-6

@ Zilos

ADVANCE INFORMATION

Z86E03/E06 CMOS Z8[®] 8-Bit OTP Consumer Controller Processor

2

Auto Latch. The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33, P32, P31) that are not externally driven. Whether this level is 0 or 1 cannot be determined. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer.

Port 3 (P36-P31). Port 3 is a 6-bit, CMOS compatible port. These six lines consist of three fixed inputs (P31-P33) and three fixed outputs (P34-P36). Pins P31, P32, and P33 are standard CMOS inputs (no auto latches) and pins P34, P35, and P36 are push-pull outputs. Low EMI output buffers can be globally programmed by the software. Two on-board comparators can process analog signals on P31 and P32 with reference to the voltage on P33. The analog function is enabled by programming Port 3 Mode Register (P3M-bit D1). Pins P31 and P32 are programmable as falling, rising, or both edge triggered interrupts (IRQ register bits 6 and 7). P33 is the comparator reference voltage input when the analog mode is selected. P33 is a falling edge interrupt input only. **Note:** P33 is available as an interrupt input only in the digital mode. P31 and P32 are valid interrupt inputs and P31 is the $T_{\rm IN}$ input when the analog or digital input mode is selected.

The outputs from the analog comparator can be globally programmed to output from P34 and P35 by setting PCON (F) 00 bit D0 = 1.

Access to Counter/Timer 1 is made through P31 (T_{_{\rm IN}}) and P36 (T_{_{\rm OUT}}).

In the Z86E06, pin P34 can also be configured as SPI clock (SK), input and output, and pin P35 can be configured as Slave Select (SS) in slave mode only, when the SPI is enabled (Figures 5a and 5b).





Figure 5a. Port 3 Configuration



\$2ilos

ADVANCE INFORMATION

Z86E03/E06 CMOS Z8[®] 8-BIT OTP CONSUMER CONTROLLER PROCESSOR




Figure 7b. Expanded Register File Architecture (286E06)

⊗ ZiLOE

ADVANCE INFORMATION

Z86E03/E06 CMOS Z8[®] 8-Bit OTP Consumer Controller Processor

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current. The STOP mode is terminated by a RESET only, either by WDT time-out, POR, SPI compare; or SMR recovery. This causes the processor to restart the application program at address 000C (HEX). Note, the crystal remains active in STOP mode if bits 3 and 4 of the WDTMR are enabled. In this mode, only the Watch-Dog Timer runs in STOP mode.

In order to enter STOP or HALT mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=FFH) immediately before the appropriate SLEEP instruction, i.e.:

FF 6F	NOP STOP	; clear the pipeline ; enter STOP mode
or		
FF	NOP	; clear the pipeline
7F	HALT	; enter HALT mode

Serial Peripheral Interface (SPI)—Z86E06 Only. The Z86E06 incorporates a serial peripheral interface for communication with other microcontrollers and peripherals. **The SPI does not exist on the Z86E03**. The SPI includes features such as STOP-Mode Recovery, Master/Slave selection, and Compare mode. Table 4 contains the pin configuration for the SPI feature when it is enabled. The SPI consists of four registers: SPI Control Register (SCON), SPI Compare Register (SCOMP), SPI Receive/Buffer Register (RxBUF), and SPI Shift Register. SCON is located in bank (C) of the Expanded Register Group at address 02.

Table 4. SPI Pin Configuration								
Name	Function	Pin Location						
DI	Data-In	P20						
DO	Data-Out	P27						
SS	Slave Select	P35						
SK	SPI Clock	P34						

The SPI Control Register (SCON) (Figure 13) is a read/write register that controls; Master/Slave selection, interrupts, clock source and phase selection, and error flag. Bit 0 enables/disables the SPI with the default being SPI disabled. A 1 in this location will enable the SPI, and a 0 will disable the SPI. Bits 1 and 2 of the SCON register in Master mode select the clock rate. The user may choose whether internal clock is divide-by-2, -4, -8, or -16. In slave mode, Bit 1 of this register flags the user if an overrun of the RxBUF Register has occurred. The RxCharOverrun flag is only reset by writing a 0 to this bit. In slave mode, bit 2 of the Control Register disables the data-out I/O function. If a 1 is written to this bit, the data-out pin is released to its original port configuration. If a 0 is written to this bit, the SPI shifts out one bit for each bit received. Bit 3 of the SCON Register enables the compare feature of the SPI, with the default being disabled. When the compare feature is enabled, a comparison of the value in the SCOMP Register is made with the value in the RxBUF Register. Bit 4 signals that a receive character is available in the RxBUF Register.




Figure 13. SPI Control Register (SCON) (Z86E06 Only)

If the associated IRQ3 is enabled, an interrupt is generated. Bit 5 controls the clock phase of the SPI. A 1 in Bit 5 allows for receiving data on the clock's falling edge and transmitting data on the clock's rising edge. A 0 allows receiving data on the clock's rising edge and transmitting on the clock's falling edge. The SPI clock source is defined in bit 6. A 1 uses Timer0 output for the SPI clock, and a 0 uses TCLK for clocking the SPI. Finally, bit 7 determines whether the SPI is used as a Master or a Slave. A 1 puts the SPI into Master mode and a 0 puts the SPI into Slave mode.

FUNCTIONAL DESCRIPTION (Continued)

SPI Operation (Z86E06 only). The SPI is used in one of two modes: either as system slave, or as system master. Several of the possible system configurations are shown in Figure 14. In the slave mode, data transfer starts when the slave select (SS) pin goes active. Data is transferred into the slave's SPI Shift Register through the DI pin, which has the same address as the RxBUF Register. After a byte of data has been received by the SPI Shift Register, a Receive Character Available (RCA/IRQ3) flag and interrupt is generated. The next byte of data will be received at this time. The RxBUF Register must be cleared, or a Receive Character Overrun (RxCharOverrun) flag will be set in the SCON Register, and the data in the RxBUF Register will be overwritten. When the communication between the master and slave is complete, the SS goes inactive.

Unless disconnected, for every bit that is transferred into the slave through the DI pin, a bit is transferred out through the DO pin on the opposite clock edge. During slave operation, the SPI clock pin (SK) is an input. In master mode, the CPU must first activate a SS through one of it's I/O ports. Next, data is transferred through the master's DO pin one bit per master clock cycle. Loading data into the shift register initiates the transfer. In master mode, the clock will drive the slave's clock. At the conclusion of a transfer, a Receive Character Available (RCA/ IRQ3) flag and interrupt is generated. Before data is transferred via the DO pin, the SPI Enable bit in the SCON Register must be enabled. **SPI Compare (Z86E06 only).** When the SPI Compare Enable bit, D3 of the SCON Register is set to 1, the SPI Compare feature is enabled. The compare feature is only valid for slave mode. A compare transaction begins when the (SS) line goes active. Data is received as if it were a normal transaction, but there is no data transmitted to avoid bus contention with other slave devices. When the compare byte is received, IRQ3 is not generated. Instead, the data is compared with the contents of the SCOMP Register. If the data does not match, DO remains inactive and the slave ignores all data until the (SS) signal is reset. If the data received matches the data in the SCOMP register, then a SMR signal is generated. D0 is activated if it is not tri-stated by D2 in the SCON Register, and data is received the same as any other SPI slave transaction.

When the SPI is activated as a slave, it operates in all system modes; STOP, HALT, and RUN. Slaves' not comparing remain in their current mode, whereas slaves' comparing wake from a STOP or HALT mode by means of an SMR.

SPI Clock (Z86E06 only). The SPI clock maybe driven by three sources: Timer0, a division of the internal system clock, or the external master when in slave mode. Bit D6 of the SCON Register controls what source drives the SPI clock. A 0 in bit D6 of the SCON Register determines the division of the internal system clock if this is used as the SPI clock source. Divide by 2, 4, 8, or 16 is chosen as the scaler.

2-18


[®]Silæ

ADVANCE INFORMATION


Z86E03/E06 CMOS Z8º 8-BIT OTP CONSUMER CONTROLLER PROCESSOR

2


Standard Serial Setup




Standard Parallel Setup



Setup For Compare



Three Wire Compare Setup



Multiple slaves may have the same address.

Figure 14. SPI System Configuration (Z86E06 Only)

[⊗]ZiL05

2-20

ADVANCE INFORMATION

FUNCTIONAL DESCRIPTION (Continued)

Receive Character Available and Overrun (Z86E06 Only). When a complete data stream is received, an interrupt is generated and the RxCharAvail bit in the SCON Register is set. Bit 4 in the SCON Register is for enabling or disabling the RxCharAvail interrupt. The RxCharAvail bit is available for interrupt polling purposes and is reset when the RxBUF Register is read. RxCharAvail is generated in both master and slave modes. While in slave mode, if the RxBUF is not read before the next data stream is received and loaded into the RxBUF Register, Receive Character Overrun (RxCharOverrun) occurs. Since there is no need for clock control in slave mode, bit D1 in the SPI Contro Register is used to log any RxCharOverrun (Figure 15 and Figure 16).

No	Parameter	Min	Units
• 1	DI to SK Setup	10	ns
2	SK to D0 Valid	15	ns
3	SS to SK Setup	.5 Tsk	ns
4	SS to D0 Valid	15	ns
5	SK to DI Hold Time	10	ns





Figure 15. SPI Timing (Z86E06 Only)



[⊗]Silas

FUNCTIONAL DESCRIPTION (Continued)

STOP-Mode Recovery Register (SMR). This register selects the clock divide value and determines the mode of STOP-Mode Recovery (Figure 18). All bits are Write Only except bit 7, which is Read Only. Bit 7 is a flag bit that is hardware set on the condition of a STOP recovery and reset on a power-on cycle. Bit 6 controls whether a low level or high level is required from the recovery source. The recovery level must be active Low to work with SPI. Bit 5 controls the reset delay after recovery. Bits 2, 3, and 4 of the SMR specify the source of the STOP-Mode Recovery signal. Bit 1 determines whether the XTAL is divided by 1 or 2. A 0 in this location uses XTAL divide-by-two, and a 1 uses XTAL. The default for this bit is XTAL divide-by-two. Bit 0 controls the divide-by-16 prescaler of SCLK/TCLK. The SMR is located in bank F of the Expanded Register Group at address 0BH.





Figure 18a. STOP-Mode Recovery Register (Write Only except bit D7, which is Read Only.) (Z86E03)



** Default setting after RESET, and STOP-Mode Recovery.

Figure 18b. STOP-Mode Recovery Register (Write Only except bit D7, which is Read Only.) (Z86E06)

SCLK/TCLK Divide-by-16 Select (D0)—Z86E06 Only. D0 of the SMR controls a divide-by-16 prescaler of SCLK/ TCLK. The purpose of this control is to selectively reduce device power consumption during normal processor execution (SCLK control) and/or HALT mode (where TCLK sources the counter/timers and interrupt logic).

External Clock Divide Mode (D1). This bit can eliminate the oscillator divide-by-two circuitry. When this bit is 0, SCLK (System Clock) and TCLK (Timer Clock) are equal to the external clock frequency divided by two. The SCLK/ TCLK is equal to the external clock frequency when this bit is set (D1=1). Using this bit, together with D7 of PCON, helps further lower EMI [i.e., D7 (PCON)=0, D1 (SMR=1]. The default setting is 0.

2-22

⊗ZiLOG

ADVANCE INFORMATION


FUNCTIONAL DESCRIPTION (Continued) SMR D4 D3 D2 0 0 0 0 0 0 SMR D4 D3 D2 SP 0 0 0 ō õ VDD 1 1 n õ P20 P31 P32 P33 P23 ΤοP RESE Stop Mode Recovery Edge Select (SMR) To P33 Data Latch and IRQ1 XUN P33 From Pads Digital/Analog Mode Select (P3M) *Note: P31, P32 and P33 are not in Analog Mode. Figure 19b. STOP-Mode Recovery Source (Z86E06)

Watch-Dog Timer Mode Register (WDTMR). The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT is initially enabled by executing the WDT instruction and refreshed on subsequent executions of the WDT instruction. The WDT cannot be disabled after it has been initially enabled. The WDT circuit is driven by an on-board RC oscillator or external oscillator from XTAL1 pin. The POR clock source is selected with bit 4 of the WDTMR register.

Note: Execution of the WDT instruction affects the Z (zero), S (sign), and V (overflow) flags.

Bits 0 and 1 control a tap circuit that determines the timeout period (on Z86E06 only). Bit 2 determines whether the WDT is active during HALT and bit 3 determines WDT activity during STOP. If bits 3 and 4 of this register are both set to 1, the WDT is only driven by the external clock during STOP mode. This feature makes it possible to wake up from STOP mode from an internal source. Bits 5 through 7 of the WDTMR are reserved (Figure 20). This register is accessible only during the first 64 internal system clock cycles from the execution of the first instruction after Power-On Reset, Watch-Dog Reset or a STOP Mode Recovery (Figure 21). After this point, the regis-

ter cannot be modified by any means, intentional c otherwise. The WDTMR cannot be read and is located in bank F of the Expanded Register Group at addres location 0FH.



* Default setting after RESET † Must be 01 for Z86E03

Figure 20. Watch-Dog Timer Mode Register (Write Only)

2-24

[⊗] 2iLOG

FUNCTIONAL DESCRIPTION (Continued)

WDT Time Select (D1,D0). Bits 0 and 1 control a tap circuit that determines the time-out period. Table 6 shows the different values that can be obtained. The default value of D0 and D1 are 1 and 0, respectively. These select bits are present in the Z86E06 only.

Table 6. Time-Out Period of the WDT (Z86E06 Only)

D1	D0	Tim e -Out of Internal RC OSC	Time-Out of XTAL Clock
0	0	5 ms min	256TpC
0	1	15 ms min	512TpC
1	0	25 ms min	1024TpC
1	1	100 ms min	4096TpC

Notes:

TpC = XTAL clock cycle

The default on reset is 15 ms, D0 = 1 and D1 = 0. The values given are for $V_{cc} = 5.0V$

For the Z86E03, the WDT time-out value is fixed at 1024 TpC (depending on WDTMR bit D4) period. When writing to the WDTMR in the Z86E03, bit D0 must be 1 and D1 must be 0.

WDT During HALT (D2). This bit determines whether or not the WDT is active during HALT mode. A 1 indicates active during HALT. The default is 1.

WDT During STOP (D3). This bit determines whether or not the WDT is active during STOP mode. Since XTAL clock is stopped during STOP Mode, unless as specified below, the on-board RC must be selected as the clock source to the POR counter. A 1 indicates active during STOP. The default is 1. If bits D3 and D4 are both set to 1, the WDT only, is driven by the external clock during STOP mode. **Clock Source for WDT (D4).** This bit determines which oscillator source is used to clock the internal POR and WDT counter chain. If the bit is a 1, the internal RC oscillator is bypassed and the POR and WDT clock source is driven from the external pin, XTAL1. The default configuration of this bit is 0, which selects the internal RC oscillator.

Bits 5, 6 and 7. These bits are reserved.

 V_{cc} Voltage Comparator. An on-board Voltage Comparator checks that V_{cc} is at the required level to ensure correct operation of the device. Reset is globally driven if V_{cc} is below the specified voltage (typically 2.6V).

Low Voltage Protection (V_{Lv}). The Low Voltage Protection trip point (V_{Lv}) will be less than 3 volts and above 1.8 volts under the following conditions.

Maximum (V_{1v}) Conditions:

- Case 1: $T_A = -40^{\circ}$ to +105°C, Internal Clock (SCLK) Frequency equal or less than 1 MHz
- **Case 2:** $T_A = -40^{\circ}$ to +85°C, Internal Clock (SCLK) Frequency equal or less than 2 MHz
- Note: The internal clock frequency (SCLK) is determined by SMR (F) 0BH bit D1.

The device functions normally at or above 3.0V under all conditions. Below 3.0V, the device is guaranteed to function normally until the Low Voltage Protection trip point (V_{LV}) is reached, for the temperatures and operating frequencies in cases 1 and 2 above. The actual low voltage trip point is a function of temperature and process parameters (Figure 22).

2-26





Figure 23. Z86E03/E06 Address Counter Waveform

2-30

۵	21	

ADVANCE INFORMATION

Z86E03/06 CMOS Z8º 8-Bit O'P Consumer Controller Process R



[⊗]2los

ADVANCE INFORMATION

AC ELECTRICAL CHARACTERISTICS

Additional Timing Table (Divide-By-One Mode, SCLK/TCLK = EXTERNAL)

No	Symbol	Parameter	V _{cc} Note (6)	T _A = 0°C to +70°C 4 MHz Min Max	T _A = −40°C to +105°C 4 MHz Min Max	Units	Notes
1	ТрС	Input Clock Period	3.0V 5.5V	250 DC 250 DC	250 DC 250 DC	ns ns	[1,7,8 [1,7,8
2	TrC,TfC	Clock Input Rise & Fall Times	3.0V 5.5V	25 25	25 25	NS NS	[1,7,8] [1,7,8]
3	TwC	Input Clock Width	3.0V 5.5V	125 125	125 125	ns ns	[1,7,8] [1,7,8]
4	TwTinL	Timer Input Low Width	3.0V 5.5V	100 70	100 70	ns ns	[1,7,8] [1,7,8]
5	TwTinH	Timer Input High Width	3.0V 5.5V	3TpC 3TpC	3TpC 3TpC		[1,7,8]
6	TpTin	Timer Input Period	3.0V 5.5V	4TpC 4TpC	4TpC 4TpC		[1,7,8]
7	TrTin, TfTin	Timer Input Rise & Fall Timer	3.0V 5.5V	100	100	NS NS	[1,7,8] [1,7,8]
8	TwiL	Int. Request Low Time	3.0V 5.5V	100 70	100 70	ns ns	[1,2,7,8 [1,7,8]
9	TwiH	Int. Request Input High Time	3.0V 5.5V	3TpC 3TpC	3TpC 3TpC		[1,2,7,8]
10	Twsm	Stop-Mode Recovery Width Spec	3.0V 5.5V	12 12	12 12	ns ns	[1,4,] [1,4]
11	Tost	Oscillator Startup Time	3.0V 5.5V	5TpC 5TpC	5TpC 5TpC		[1,3,8,9]


Notes: [1] Timing Reference uses $0.7 V_{cc}$ for a logic 1 and $0.2 V_{cc}$ for a logic 0. [2] Interrupt request via Port 3 (P33-P31). [3] SMR-D5 = 0. [4] SMR-D5 = 1, POR STOP mode delay is on. [5] Reg. WDTMR. [6] V_{cc} = 2.00 to 5 SV

[6] $V_{cc} = 3.0V$ to 5.5V. [7] SMR D1 = 1.

[8] Maximum frequency for internal system clock is 4 MHz when using

XTAL divide-by-one mode. [9] For RC and LC oscillator, and for oscillator driven by clock driver.

2-40



INSTRUCTION SUMMARY

Note: Assignment of a value is indicated by the symbol " \leftarrow ". For example:

dst ← dst + src

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

dst (7)

indicates that the source data is added to the destination refers to bi data and the result is stored in the destination location. The

refers to bit 7 of the destination operand.

[®]ZiL05

ADVANCE INFORMATION

Z86E03/06 CMOS Z8[®] 8-Bit OT Consumer Controller Processo

INSTRUCTION SUMMARY (Continued)

Instruction and Operation	Address Mode dst src	Opcode Byte (Hex)		-	s Al				H	Instruction and Operation	M	ddress lode st src	Opcode Byte (Hex)		ags Z				
ADC dst, src dst←dst + src +C	t	1[]	*	*	*	: ;	*	0	*	INC dst dst←dst + 1	ſ		rE r = 0 - F	-			*		-
ADD dst, src dst←dst + src	t	0[]	*	*	*	; >	*	0	*		R IR		20 21						
AND dst, src dst←dst AND src	†	5[]	-	*	*	C) .		-	INCW dst dst←dst + 1	RI		A0 A1	-	*	*	*	-	-
CALL dst SP←SP - 2 @SP←PC, PC←dst CCF	DA IRR	D6 D4	-	-	-	-			-	IRET FLAGS←@SP; SP←SP + 1 PC←@SP; SP←SP + 2; bter = 2;			BF	*	*	*	*	*	: *
CCF C←NOT C		EF	*	-	-	-	-	•	-	IMR(7)←1 JP cc, dst	DA		cD			_			<u> </u>
CLR dst dst←0	R IR	B0 B1	-	-	-	-	-		-	if cc is true, PC←dst	IRI		c = 0 - F 30				-	-	-
COM dst Jst←NOT dst	R IR	60 61	-	*	*	0	-		-	JR cc, dst if cc is true, PC←PC + dst	RA		cB c = 0 - F	•	-	-	-	-	-
CP dst, src ist - src	t	A[]	*	*	*	*	-		-	Range: +127, -128									
DA dst Ist←DA dst	R IR	40 41	*	*	*	X	-			LD dst, src dst←src	r r R	lm R r	rC 81 19	-	-	-	-	-	-
DEC dst Ist←dst - 1	R IR	00 01	-	*	*	*	-	-			r X	X	r = 0 - F C7 D7						
DECW dst lst←dst - 1		80 81	-	*	*	*	-	-			r Ir	lr r	E3 F3						
01 MR(7)←0		8F	-	-	-	-	-	-			R R R	r Ir IM	E4 E5 E6						
UNZ r, dst ←r - 1 r ≠ 0		rA r = 0 - F	-	-	-	-	-	-	-		ir Ir	IM R	E7 F5						
r≠0 C←PC + dst ange: +127, 128										LDC dst, src dst←src	. r	lrr	C2			-	-	-	-
I ∕IR(7)←1		9F	-	-	-	-	-	-	-	LDCI dst, src dst←src r←r + 1;rr←rr + 1	Ir	Irr	C3			-	+	-	-
ALT	<u>. </u>	7F			-	-	-	-	-	NOP			FF						

2-48

[®]SICE

100 m

Arances and a

ADVANCE INFORMATION

Z86E03/06 CMOS Z8º 8-BIT-OTF CONSUMER CONTROLLER PROCESSO

) 0	1	2	3				.ower Ni	•	•										
		6.5	6.5	6.5	6.5	4	5 10.5	6 10.5	7	6.5	-	9	A 12/10.		B	C		D	_	E	_
	0	DEC R1	DEC IR1	ADD r1, r2	ADD r1, Ir2	ADD	ADD	ADD	ADD	L D	ι	.5 D R1	DJNZ r1, RA		10.0 IR RA	6.9 LC r1, 1	>	12.10 JP cc, D	1	6.5 NC	
	1	6.5 RLC	6.5 RLC	6.5 ADC	6.5 ADC	10.5 ADC	10.5 ADC	10.5 ADC	10.5 ADC										~		┢─
		R1 6.5	IR1 6.5	r1, r2 6.5	r1, lr2 6.5	R2, R1 10.5	IR2, R1 10.5	R1, IM	IR1, IM 10.5												
	2	INC R1	INC IR1	SUB r1, r2	SUB r1, Ir2	SUB R2, R1	SUB IR2, R1	SUB R1, IM	SUB IR1, IM												
	3	8.0 JP IRR1	6.1 SRP IM	6.5 SBC r1, r2	6.5 SBC r1, ir2	10.5 SBC R2, R1	10.5 SBC IR2, R1	10.5 SBC R1, IM	10.5 SBC												
	4	8.5 DA	8.5 DA	6.5 OR	6.5 OR	10.5 OR	10.5 OR	10.5 OR	IR1, IM 10.5 OR												
		R1 10.5	IR1 10.5	r1, r2 6.5	r1, lr2 6.5	R2, R1	IR2, R1 10.5	R1, IM	IR1, IM 10.5												
	5	POP R1	POP IR1	AND r1, r2	AND r1, ir2	AND R2, R1	AND IR2, R1	AND R1, IM	AND IR1, IM												6. WI
Q	6	6.5 COM R1	6.5 COM IR1	6.5 TCM r1, r2	6.5 TCM r1, lr2	10.5 TCM	10.5 TCM	10.5 TCM	10.5 TCM												6. ST
Upper Nibble (Hex)	7	10/12.1 PUSH	12/14.1 PUSH	6.5 TM	6.5 TM	R2, R1 10.5 TM	1R2, R1 10.5 TM	R1, IM 10.5 TM	IR1, IM 10.5 TM												7.(
Inddin'		R2 10.5	IR2 10.5	r1, r2	r1, ir2	R2, R1	IR2, R1	R1, IM	IR1, IM												HA
Upper	8	DECW RR1	DECW IR1																		6. D
_	9	6.5 RL R1	6.5 RL																	ł	6. E
		10.5	IR1 10.5 INCW	6.5 CP	6.5 CP	10.5 CP	10.5	10.5	10.5											╞	14.
		RR1 6.5	IR1 6.5	r1, r2 6.5	r1, Ir2 6.5		CP IR2, R1 10.5	CP R1, IM 10.5	CP IR1, IM 10.5												RE
	в	CLR R1	CLR IR1	XOR r1, r2	XOR r1, lr2	XOR R2, R1	XOR IR2, R1	10.5 XOR R1, IM	10.5 XOR IR1, IM												16.0 IRE
	c	6.5 RRC R1	6.5 RRC IR1	12.0 LDC r1, Irr2	18.0 LDCI				10.5 LD											ľ	6.5 RC
	ь	6.5 SRA	6.5 SRA	.,	lr1, lrr2	20.0 CALL*		20.0	r1,x,R2 10.5											┢	6.5
	╞	R1 6.5	IR1 6.5		6.5	IRR1 10.5	10.5	DA 10.5	LD r2,x,R1												SCI
l	E	RR R1	RR IR1		LD	LD	ID.5 LD IR2, R1	LD	10.5 LD IR1, IM												6.5 CCI
í	F	8.5 SWAP	8.5 SWAP		6.5 LD		10.5 LD													ŀ	6.0 NOF
	Ę	R1			lr1, r2		R2, IR1		<u> </u>							V	Ŧ	I_	Ļ		
			2				3	Byt	es per ir	nstructi	on		2					3	_		
								.ower pcode					.egeno		den -	_					
					E	xecution	n N	libble	Pipel			r	₹ = 8-b = 4-bi 8 ₁ or	t add	ress	-	(Acc				
						Cycles	الم	4	Cýcle				1 01 2 or								
					Upp Opcod	de	- A	10.5	Mn	emonic		0	equer	e, Firs			d,				
					Nibb	le	کلر ا	1, R2					iecond lote: T				s are	9 (894	arved		
					0	First ² perand			Seco				2-byte	e inst	ructio	on ap	opea				
					ч Ч				Ope	rand			as a 3	s-byt€	ə insti	ructio	on				
-50									_								-				
						Б	0000	0100	4 0.04												


<u> Reilos</u>

ADVANCE INFORMATION

Z86E03/E06 CMOS Z8º 8-BIT OTP CONSUMER CONTROLLER PROCESSOR

2

PACKAGE INFORMATION





SYMBOL	MILLI	METER	IN	CH
	MIN	MAX	MIN	HAX
A1	0.51	0.81	.020	.032
5A	3.25	3.43	.128	.135
B	0.38	0.53	.015	.021
B1	1.14	1.65	.045	.065
С	0.23	0.38	.009	.015
D	22.35	23.37	.880	.920
E	7.62	8.13	.300	.320
El	6.22	6.48	.245	.255
2	2.54	TYP	.100	TYP
eA	7.87	8.89	.310	.350
L	3.18	3.61	.125	.150
Q1	1.52	1.65	.060	.065
s	0.89	1.65	.035	.065

CONTROLLING DIMENSIONS + INCH

18-Pin DIP Package Diagram

, ç





	MILLI	HETER	ĮN	СН
SYMBOL	MIN	MAX	HEN	MAX
	2.40	2.65	.094	.104
AL	0.10	0.30	.004	.012
82	224	2.44	.068	.0%
1	0.36	0.46	.014	.018
c	0.23	0.30	.009	.012
D	11.40	11.75	.449	.463
E	7.40	7.60	.291	.299
-		TYP	.050	TYP
н	10.00	10.65	.394	.419
h	0.30	0.40	.012	.016
1	0.60	1.00	.024	.039
01	0.97	1.07	.038	.042

2-8

CONTROLLING DIMENSIONS () HH LEADS ARE COPLANAR VITHIN .004 INCH.

18-Pin SOIC Package Diagram

PS0201001-0603

2-51

& Silas

ORDERING INFORMATION

Z86E03 (8 MHz)

Standard Temperature 18-Pin DIP Z86E0308PSC

18-Pin SOIC Z86E0308SSC

Extended Temperature 18-Pin DIP Z86E0308PEC

18-Pin SOIC Z86E0308SEC

Z86E06 (12 MHz)

Standard Temperature 18-Pin DIP 18-Pin SOIC Z86E0612PSC Z86E0612SSC

Extended Temperature 18-Pin DIP Z86E0612PEC

18-Pin SOIC Z86E0612SEC

For fast results, contact your local Zilog sales office for assistance in ordering the part(s) desired.

CODES

Preferred Package P = Plastic DIP

Longer Lead Time S = Plastic SOIC

Preferred Temperature $S = 0^{\circ}C$ to $+70^{\circ}C$

Longer Lead Time $E = -40^{\circ}C \text{ to } + 105^{\circ}C$

Speeds 08 = 8 MHz

12 = 12 MHz

Environmental

C = Plastic Standard

Example:



is a Z86E03, 8 MHz, DIP, 0°C to +70°C, Plastic Standard Flow

Environmental Flow Temperature Package Speed Product Number Zilog Prefix

2-52