



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	12MHz
Connectivity	SPI
Peripherals	POR, WDT
Number of I/O	14
Program Memory Size	1KB (1K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	124 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e0612ssc00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **GENERAL DESCRIPTION (Continued)**

Three basic address spaces are available to support this wide range of configurations: Program Memory, Register File, and Expanded Register File (Figure 1). The Register File is composed of 60/124 bytes of General-Purpose Registers, two I/O Port registers, and thirteen/fifteen Control and Status registers. The Expanded Register File consists of three control registers in the Z86E03, and four control registers, a SPI Receive Buffer, and a SPI compare register in the Z86E06.

With powerful peripheral features such as on-board comparators, counter/timer(s), Watch-Dog Timer (WDT), and serial peripheral interface (E06 only), the Z86E03/E06

meets the needs of a variety of sophisticated controlle applications.

#### Notes:

All Signals with a preceding front slash, "/", are active Lov, e.g B//W (WORD is active Low); /B/W (BYTE is active Low, o ly).

Power connections follow conventional descriptions below

Connection	Circuit	Device	_
Power	V <sub>cc</sub> GND	V <sub>DO</sub>	
Ground	GND	V <sub>ss</sub>	




Figure 1. Z86E03/E06 Functional Block Diagram



# **PIN DESCRIPTION**




Table 1. 18-Pin DIP and SOIC Pin Identification

No	Symbol	Function	Direction
1-4 P24-27 Port 2, pins 4, 5, 6, 7 5 V <sub>cc</sub> Power Supply		In/Output	
6	V <sub>cc</sub> XTAL2	Crystal Oscillator Clock	Output
7	XTAL1	Crystal Oscillator Clock	Input
8-10	P31-33	Port 3, pins 1, 2, 3	Fixed Input
11-13	P34-36	Port 3, pins 4, 5, 6	Fixed Output
14	GND	Ground	•
15-18	P20-23	Port 2, pins 0, 1, 2, 3	In/Output

Figure 2. 18-Pin DIP Pin Configuration





Figure 3. 18-Pin SOIC Pin Configuration



# **PIN FUNCTIONS** (Continued)






Figure 4c. Port 2 Configuration (Z86E03)

Auto Latch. The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33, P32, P31) that are not externally driven. Whether this level is 0 or 1 cannot be determined. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer.


Port 3 (P36-P31). Port 3 is a 6-bit, CMOS compatible port. These six lines consist of three fixed inputs (P31-P33) and three fixed outputs (P34-P36). Pins P31, P32, and P33 are standard CMOS inputs (no auto latches) and pins P34, P35, and P36 are push-pull outputs. Low EMI output buffers can be globally programmed by the software. Two on-board comparators can process analog signals on P31 and P32 with reference to the voltage on P33. The analog function is enabled by programming Port 3 Mode Register (P3M-bit D1). Pins P31 and P32 are programmable as falling, rising, or both edge triggered interrupts (IRQ register bits 6 and 7). P33 is the comparator reference voltage input when the analog mode is selected. P33 is a falling edge interrupt input only.

**Note:** P33 is available as an interrupt input only in the digital mode. P31 and P32 are valid interrupt inputs and P31 is the  $T_{\rm IN}$  input when the analog or digital input mode is selected.

The outputs from the analog comparator can be globally programmed to output from P34 and P35 by setting PCON (F) 00 bit D0 = 1.

Access to Counter/Timer 1 is made through P31 ( $T_{\text{IN}}$ ) and P36 ( $T_{\text{CL}\pi}$ ).

In the Z86E06, pin P34 can also be configured as SPI clock (SK), input and output, and pin P35 can be configured as Slave Select (SS) in slave mode only, when the SPI is enabled (Figures 5a and 5b).






Figure 5a. Port 3 Configuration

# PIN FUNCTIONS (Continued)




Figure 5b. Port 3 Configuration (Z86E06)

**Low EMI Emission.** The Z86E03/E06 can be programmed to operate in a low EMI emission mode in the PCON register. The oscillator and all I/O ports can be programmed as low EMI emission mode independently. Use of this feature results in:

- The pre-drivers slew rate reduced to 10 ns (typical).
- Low EMI output drivers resistance of 200 ohms (typical).
- Low EMI oscillator.

Internal SCLK/TCLK = XTAL operation limited to a maximum of 4 MHz (250 ns cycle time) when the low EMI oscillator is selected and SCLK = External (SMR Register Bit D1=1).

**Comparator Inputs.** Port 3 Pin P31 and P32 each have a comparator front end. The comparator reference voltage pin P33 is common to both comparators. In analog mode, the P31 and P32 are the positive inputs to the comparators, and P33 is the reference voltage supplied to both comparators. In digital mode, Pin P33 can be used as a P33 register input or IRQ1 source.

# **FUNCTIONAL DESCRIPTION**

**RESET.** The device is reset in one of the following conditions:

- Power-On Reset
- Watch-Dog Timer
- STOP-Mode Recovery Source
- Low Voltage Protection

Having the Auto Power-On Reset circuitry built-in, the Z86E03/E06 does not require an external reset circuit. The reset time is 5 ms (typical) plus 18 clock cycles.

The device does not re-initialize the WDTMR, SMR, P2M, or P3M registers to their reset values on a STOP-Mode Recovery operation.

Program Memory. Z86E03/E06 can address up to 512/1K bytes of internal program memory (Figure 6). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Byte 13 to byte 511/1023 consists of on-chip, user program mask ROM.

**EPROM Protect.** The 512/1K bytes of Program Memory is mask programmable. A EPROM protect feature will prevent "dumping" of the EPROM contents by inhibiting execution of the LDC and LDCI instructions to program memory in all modes.

EPROM protect is EPROM-programmable. It is selected by the customer when the ROM code is submitted. **Selecting ROM protect disables the LDC and LDCI instructions in all modes. ROM lookup tables are not supported in this mode.** 

**Expanded Register File (ERF).** The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices and input/output ports into the register address area. The Z8 register address space R0 through R15 is implemented as

16 groups of 16 registers per group (Figure 7). These register groups are known as the Expanded Register File (ERF).

Bits 3-0 of the Register Pointer (RP) select the active ERF group. Bits 7-4 of the RP register select the working register group (Figure 7). For the Z86E03, three system configuration registers reside in the ERF address space Bank F. For the Z86E06, three system configuration registers reside in the ERF address space Bank F, while three SPI registers reside in Bank C. The rest of the ERF address space is not physically implemented and is open for future expansion.




Figure 6. Program Memory Map







Figure 7a. Expanded Register File Architecture (Z86E03)

Clock. The Z86E03/E06 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, RC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 10 kHz to 8 MHz/12 MHz max, with a series resistance (RS) less than or equal to 100 Ohms.

The crystal should be connected across XTAL1 and XTAL2 using the vendor's recommended capacitor values (capacitance between 10 pF to 300 pF) from each pin directly to the device ground (pin 14). The layout is important to reduce ground noise injection.

The RC oscillator option is EPROM-programmable, to be selected by the customer at the time the Z8 is EPROM programmed. The RC oscillator configuration must be an external resistor connected from XTAL1 to XTAL2, with a frequency-setting capacitor from XTAL1 to ground (Figure 12).

In addition, a special feature has been incorporated into the Z86E03/E06; in low EMI noise mode (bit 7 of PCON register=0) with the RC option selected, the oscillator is targeted to consume considerately less  $\rm I_{cc}$  current at frequencies of 10 kHz or less.



Preliminary Value Including Pin Parasitics

Figure 12. Oscillator Configuration

**Power-On Reset.** A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR time allows  $V_{\rm cc}$  and the oscillator circuit to stabilize before instruction execution begins. The POR timer circuit is a one-shot timer triggered by one of the three conditions:

- Power-Fail to Power-OK Status
- STOP-Mode Recovery (If D5 of SMR=1)
- WDT Time-out

The POR time is a nominal 5 ms. Bit 5 of the STOP Mode Register determines whether the POR timer is bypassed after STOP mode recovery (typical for external clock, and RC/LC oscillators with fast start up time).

**HALT.** Will turn off the internal CPU clock but not the XTAL oscillation. The counter/timers and external interrupts IRQ0, IRQ1, and IRQ2 remain active. The device may be recovered by interrupts either externally or internally generated.

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current. The STOP mode is terminated by a RESET only, either by WDT time-out, POR, SPI compare; or SMR recovery. This causes the processor to restart the application program at address 000C (HEX). Note, the crystal remains active in STOP mode if bits 3 and 4 of the WDTMR are enabled. In this mode, only the Watch-Dog Timer runs in STOP mode.

In order to enter STOP or HALT mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=FFH) immediately before the appropriate SLEEP instruction, i.e.:

FF NOP ; clear the pipeline 6F STOP ; enter STOP mode or FF NOP ; clear the pipeline 7F HALT ; enter HALT mode


Serial Peripheral Interface (SPI)—Z86E06 Only. The Z86E06 incorporates a serial peripheral interface for communication with other microcontrollers and peripherals. The SPI does not exist on the Z86E03. The SPI includes features such as STOP-Mode Recovery, Master/Slave selection, and Compare mode. Table 4 contains the pin configuration for the SPI feature when it is enabled. The SPI consists of four registers: SPI Control Register (SCON), SPI Compare Register (SCOMP), SPI Receive/Buffer Register (RXBUF), and SPI Shift Register. SCON is located in bank (C) of the Expanded Register Group at address 02.

Table 4. SPI Pin Configuration

Name	Function	Pin Location
DI	Data-In	P20
DO	Data-Out	P27
SS	Slave Select	P35
SK	SPI Clock	P34

The SPI Control Register (SCON) (Figure 13) is a read/write register that controls; Master/Slave selection, interrupts, clock source and phase selection, and error flag. Bit 0 enables/disables the SPI with the default being SPI disabled. A 1 in this location will enable the SPI, and a 0 will disable the SPI. Bits 1 and 2 of the SCON register in Master mode select the clock rate. The user may choose whether internal clock is divide-by-2, -4, -8, or -16. In slave mode, Bit 1 of this register flags the user if an overrun of the RxBUF Register has occurred. The RxCharOverrun flag is only reset by writing a 0 to this bit. In slave mode, bit 2 of the

Control Register disables the data-out I/O function. If a 1 is written to this bit, the data-out pin is released to its original port configuration. If a 0 is written to this bit, the SPI shifts out one bit for each bit received. Bit 3 of the SCON Register enables the compare feature of the SPI, with the default being disabled. When the compare feature is enabled, a comparison of the value in the SCOMP Register is made with the value in the RxBUF Register. Bit 4 signals that a receive character is available in the RxBUF Register.



\* Default Setting After Reset.

Figure 13. SPI Control Register (SCON) (Z86E06 Only)

If the associated IRQ3 is enabled, an interrupt is generated. Bit 5 controls the clock phase of the SPI. A 1 in Bit 5 allows for receiving data on the clock's falling edge and transmitting data on the clock's rising edge. A 0 allows receiving data on the clock's rising edge and transmitting on the clock's falling edge. The SPI clock source is defined in bit 6. A 1 uses Timer0 output for the SPI clock, and a 0 uses TCLK for clocking the SPI. Finally, bit 7 determines whether the SPI is used as a Master or a Slave. A 1 puts the SPI into Master mode and a 0 puts the SPI into Slave mode.

Receive Character Available and Overrun (Z86E06 Only). When a complete data stream is received, an interrupt is generated and the RxCharAvail bit in the SCON Register is set. Bit 4 in the SCON Register is for enabling or disabling the RxCharAvail interrupt. The RxCharAvail bit is available for interrupt polling purposes and is reset when the RxBUF Register is read. RxCharAvail is generated in both master and slave modes. While in slave mode, if the RxBUF is not read before the next data stream is received and loaded into the RxBUF Register, Receive Character Overrun (RxCharOverrun) occurs. Since there is no need

for clock control in slave mode, bit D1 in the SPI Contro Register is used to log any RxCharOverrun (Figure 15 and Figure 16).

No	Parameter	Min	Units
- 1	DI to SK Setup	10	ns
2	SK to D0 Valid	15	ns
3	SS to SK Setup	.5 Tsk	ns
4	SS to D0 Valid	15	ns
5	SK to DI Hold Time	10	ns




Figure 15. SPI Timing (Z86E06 Only)




Figure 16. SPI Logic (Z86E06 Only)

PORT Configuration Register (PCON). The PCON configures the ports individually for comparator output on Port 3, low EMI noise on Ports 2 and 3, and low EMI noise oscillator. The PCON Register is located in the Expanded Register File at bank F, location 00 (Figure 17).

Comparator Output Port 3 (D0). Bit 0 controls the comparator use in Port 3. A 1 in this location brings the comparator outputs to P34, and P35 and a 0 releases the Port to its standard I/O configuration.

Bits D4-D1. These bits are reserved and must be 1.

Low EMI Port 2 (D5). Port 2 is configured as a Low EMI Port by resetting this bit (D5=0) or configured as a Standard Port by setting D5=1. The default value is 1.

Low EMI Port 3 (D6). Port 3 is configured as a Low EMI Port by resetting this bit (D6=0) or configured as a Standard Port by setting D6=1. The default value is 1.

Low EMI OSC (D7). This bit of the PCON Register controls the low EMI noise oscillator. A 1 in this location configures the oscillator with standard drive. While a 0 configures the oscillator with low noise drive, it does not affect the relationship of SCLK and XTAL.




Figure 17. Port Configuration Register (PCON) (Write Only)

















**STOP-Mode Recovery Source (D2,D3,D4).** These three bits of the SMR specify the wake-up source of the STOP-Mode Recovery (Figure 19 and Table 5).

Table 5. STOP-Mode Recovery Source

-		SMR		Operation
	D4	D3	D2	Description of Action
•	0	0	0	POR recovery only
	0	0	1	POR recovery only (E03 = Reserved)
	0	1	0	P31 transition (E03 = Reserved)
	0	1	1	P32 transition (E03 = Reserved)
•	1	0	0	P33 transition (E03 = Reserved)
	1	0	1	P27 transition
	1	1	0	Logical NOR of Port 2 bits 0:3
	1	1	1	Logical NOR of Port 2 bits 0:7

P31-P33 cannot wake up from STOP Mode if the input lines are configured as analog inputs. In the Z86E06, when the SPI is enabled and the Compare feature is active, a SMR is generated upon a comparison in the SPI Shift Register and SCOMP Register, regardless of the above SMR Reg-

ister settings. If SPI Compare is used to wake up the part from STOP Mode, it is still possible to have one of the other STOP-Mode Recovery sources active. **Note:** These other STOP- Mode Recovery sources must be active level Low (bit D6 in SMR set to 0 if P31, P32, P33, and P27 selected, or bit D6 in SMR set to 1 if logical NOR of Port 2 is selected).

**STOP-Mode Recovery Delay Select (D5).** This bit disables the 5 ms RESET delay after STOP-Mode Recovery. The default condition of this bit is 1. If the 'fast' wake up is selected, the STOP-Mode Recovery source needs to be kept active for at least 5 TpC.

**STOP-Mode Recovery Level Select (D6).** A 1 in this bit position indicates that a high level on any one of the recovery sources wakes the device from STOP Mode. A 0 indicates low level recovery. The default is 0 on POR (Figure 19).

Cold or Warm Start (D7). This bit is set by the device upon entering STOP Mode. It is active High, and is 0 (cold) on POR/WDT RESET. This bit is Read Only. A 1 in this bit (warm) indicates that the device awakens by a SMR source.





Figure 19a. STOP Mode Recovery Source (Z86E03)



\*Note: P31, P32 and P33 are not in Analog Mode.

Figure 19b. STOP-Mode Recovery Source (Z86E06)

Watch-Dog Timer Mode Register (WDTMR). The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT is initially enabled by executing the WDT instruction and refreshed on subsequent executions of the WDT instruction. The WDT cannot be disabled after it has been initially enabled. The WDT circuit is driven by an on-board RC oscillator or external oscillator from XTAL1 pin. The POR clock source is selected with bit 4 of the WDTMR register.

Note: Execution of the WDT instruction affects the Z(zero), S(sign), and V(overflow) flags.

Bits 0 and 1 control a tap circuit that determines the timeout period (on Z86E06 only). Bit 2 determines whether the WDT is active during HALT and bit 3 determines WDT activity during STOP. If bits 3 and 4 of this register are both set to 1, the WDT is only driven by the external clock during STOP mode. This feature makes it possible to wake up from STOP mode from an internal source. Bits 5 through 7 of the WDTMR are reserved (Figure 20). This register is accessible only during the first 64 Internal system clock cycles from the execution of the first instruction after Power-On Reset, Watch-Dog Reset or a STOP Mode Recovery (Figure 21). After this point, the regis-

ter cannot be modified by any means, intentional o otherwise. The WDTMR cannot be read and is locate in bank F of the Expanded Register Group at addres. location 0FH.




Figure 20. Watch-Dog Timer Mode Register (Write Only)

# **SPECIAL FUNCTIONS** (Continued) **EPROM Mode**




Figure 23. Z86E03/E06 Address Counter Waveform



### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Description	Min	Max	Units
V <sub>CC</sub>	Supply Voltage* Max Input Voltage**	-0.3	+7.0 12	
T <sub>STG</sub>	Storage Temp	-65	+150	°C
T <sub>A</sub>	Oper Ambient Temp	†		°C

#### Notes:

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 28).




Figure 28. Test Load Configuration

# **CAPACITANCE**

 $T_A = 25^{\circ}$  C,  $V_{CC} = GND = 0V$ , f = 1.0 MHz, unmeasured pins returned to GND.

Parameter	Min	Max
Input Capacitance	0	12 pF
Output Capacitance	0	20 pF
I/O Capacitance	0	25 pF

# **V<sub>cc</sub> SPECIFICATION**

 $V_{cc} = 3.0V \text{ to } 5.5V$ 







<sup>\*</sup> Voltage on all pins with respect to GND.

<sup>\*\*</sup> Applies to Port pins only and must limit current going into or out of Port pins to 250 µA maximum.

<sup>†</sup> See Ordering Information

		V <sub>cc</sub>	tô -	: 0°C :70°C	to +	-40°C 105°C	Typical @ 25°C	Units	Conditions	Notes
Symbol	Parameter	Note [3]	Min	Max	Min	Max	@ 25°C			MULCS
$V_{0L3}$	P36	5.0V		1.0		1.0		٧	l <sub>ot</sub> = 24 mA	
CC1	Standby Current	3.3V		3.0		3.0	1.3	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC} @ 8 MHz$	[4, 5,12]
		5.0V		5		5	3.0	mA	HALT Mode $V_{N} = 0V$ , $V_{CC} @ 8 MHz$	[4, 5,12]
		3.3V		4.5		4.5	2.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 12 MHz	[4,5,13]
		5.0V		7.0		7.0	4.0	mA	HÄLT Mode V <sub>IN</sub> = 0V, V <sub>cc</sub> @ 12 MHz	[4,5,13]
		3.3V		1.4		1.4	0.7	mA	Clock Divide-by-16 @ 8 MHz	[4, 5, 12]
		5.0V		3.5		3.5	2.0	mA	Clock Divide-by-16 @ 8 MHz	[4, 5,12]
		3.3V		2.0		2.0	1.0	mA	Clock Divide-by-16 @ 12 MHz	[4, 5, 13]
		5.0V		4.5		4.5	2.5	mA	Clock Divide-by-16 @ 12 MHz	[4, 5,13]
		5.0V		1.0		1.0		mA	HALT Mode @ 12 kHz	[4,5,11,13]
I <sub>CC2</sub>	Standby Current	3.0V		10		20	1.0	μА	STOP Mode V <sub>IN</sub> = OV, V <sub>CC</sub> WDT is not Running	[6, 9]
		5.0V		10		20	3.0	μA	STOP Mode V <sub>IN</sub> = OV, V <sub>cc</sub> WDT is not Running	[6, 9]
		3.3V		600		600	400	μA	STOP Mode V <sub>IN</sub> = 0V, V <sub>cc</sub> WDT is Running	[6, 9,12]
		5.0V		1000		1000	800	μA	STOP Mode V <sub>N</sub> = OV, V <sub>cc</sub> WDT is Running	[6, 9,12]
IALL	Auto Latch Low Current	3.3V		7.0		14.0	4.0	μA	OV < V <sub>IN</sub> < V <sub>CC</sub>	
	COHER	5.0V		20.0		30.0	10	μA	$0V < V_{IN} < V_{CC}$	
I <sub>ALH</sub>	Auto Latch High	3.3V	-	-4.0		-8.0	-2.0	μA	OV < V <sub>IN</sub> < V <sub>CC</sub>	
ALH	Current	5.0V		-9.0		-16.0	-5.0	μA	0V < V <sub>IN</sub> < V <sub>CC</sub>	
T <sub>POR</sub>	Power-On Reset	3.3V	7	24	6	25	13	ms		
POR		5.0V	3	13	2	14	7	ms		
V <sub>LV</sub>	V <sub>cc</sub> Low Voltage Protection Voltage		2.2	2.8	1.7	3.0	2.6	V	6 MHz max Int. CLK Fre	eq. [3

Not	•	

[1]	l <sub>oo</sub> ,	Тур	Max	Unit	Freq
	Clock Driven on XTAL	0.3	5.0	mΑ	8 MHz
	Crystal or Ceramic Resonator	3.0	5.0	mΑ	8 MHz

Crystal or Ceramic Resonator 5.0 5.0 mA  $V_{\rm ss}=0$ V = GND  $V_{\rm cc}=3.0$ V to 5.5V. The  $V_{\rm LV}$  increases as the temperature decreases. Typical values measured at 3.3V and 5.0V. All ourputs unloaded, I/O pins floating, inputs at rail. [2] [3]

<sup>[4]</sup> [5] [6]  $C_{L_1} = C_{L_2} = 100 \text{ pF}$ Same as note [4] except inputs at  $V_{cc}$ .

<sup>[7]</sup> For analog comparator inputs when analog comparators are enabled.
[8] Excludes clock pins.
[9] Clock must be forced Low when XTAL1 is clock-driven and XTAL2 is floating.
[10] STD mode (not low EMI mode).
[11] Low EMI Oscillator enabled.
[12] Z86E03 only.

<sup>[12]</sup> Z86E03 only.

<sup>[13]</sup> Z86E06 only.

R243 PRE1



# **EXPANDED REGISTER FILE CONTROL REGISTERS** (Continued)

SCOMP (C) 00 D7 D6 D5 D4 D3 D2 D1 D0 PUBUFF (C) 01

D7 D6 D5 D4 D3 D2 D1 D0

Figure 34. SPI Compare Register (Z86E06 Only)

Figure 35. SPI Receive Buffer (Z86E06 Only)

### **Z8 CONTROL REGISTER DIAGRAMS**





Figure 36. Reserved



D7 D6 D5 D4 D3 D2 D1 D0

Count Mode
0 T 1 Single Pass
1 T 1 Modulo-N

Clock Source
1 T 1 Internal
0 T 1 External Timing Input
(TN) Mode

Prescaler Modulo
(Range: 1-64 Decimal
01-00 HEX)

Figure 39. Prescaler 1 Register (F3<sub>x</sub>: Write Only)





Figure 40. Counter/Timer 0 Register (F4<sub>H</sub>: Read/Write; Z86E06 Only)



(F1<sub>H</sub>: Read/Write)

Figure 38. Counter Timer 1 Register (F2,: Read/Write)




Figure 41. Prescaler 0 Register (F5<sub>H</sub>: Write Only; Z86E06 Only)



# **INSTRUCTION SET NOTATION**

**Addressing Modes.** The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Symbol	Meaning
IRR	Indirect register pair or indirect working- register pair address
Irr	Indirect working-register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working-register address
r	Working-register address only
IR.	Indirect-register or indirect
	working-register address
1r	Indirect working-register address only
RR	Register pair or working register pair
address	

**Symbols.** The following symbols are used in describing the instruction set.

Symbol	Meaning	
dst	Destination location or contents	
src	Source location or contents	
CC	Condition code	
@	Indirect address prefix	
SP	Stack Pointer	
PC	Program Counter	
FLAGS		
RP	Register Pointer (R253)	
IMR	Interrupt mask register (R251)	

**Flags.** Control register (R252) contains the following six flags:

Symbol	Meaning	
С	Carry flag	
Z	Zero flag	
S	Sign flag	
V	Overflow flag	
D	Decimal-adjust flag	
H ·	Half-carry flag	
Affected fla	gs are indicated by:	
0	Clear to zero	
1	Set to one	
*	Set to clear according to operation	
_	Unaffected	
	Undefined	

# **CONDITION CODES**

Value	Mnemonic	Meaning	Flags Set
1000 0111 1111 0110 1110	C NC Z NZ	Always True Carry No Carry Zero Not Zero	C = 1 C = 0 Z = 1 Z = 0
1101 0101 0100 1100 0110	PL MI OV NOV EQ	Plus Minus Overflow No Overflow Equal	S = 0 S = 1 V = 1 V = 0 Z = 1
1110 1001 0001 1010 0010	NE GE LT GT LE	Not Equal Greater Than or Equal Less than Greater Than Less Than or Equal	Z = 0 (S XOR V) = 0 (S XOR V) = 1 [Z OR (S XOR V)] = 0 [Z OR (S XOR V)] = 1
1111 0111 1011 0011 0000	UGE ULT UGT ULE F	Unsigned Greater Than or Equal Unsigned Less Than Unsigned Greater Than Unsigned Less Than or Equal Never True (Always False)	C = 0 C = 1 (C = 0 AND Z = 0) = 1 (C OR Z) = 1

### **ORDERING INFORMATION**

Z86E03 (8 MHz)

Standard Temperature

**18-Pin DIP** Z86E0308PSC

**18-Pin SOIC Z86E0308SSC** 

18-Pin DIP

Extended Temperature in DIP 18-Pin SOIC

Z86E0308PEC

Z86E0308SEC

Z86E06 (12 MHz)

Standard Temperature
18-Pin DIP 18-Pin

18-Pin SOIC

Extended Temperature
18-Pin DIP 18-Pin

18-Pin SOIC

Z86E0612PSC

Z86E0612SSC

Z86E0612PEC

Z86E0612SEC

For fast results, contact your local Zilog sales office for assistance in ordering the part(s) desired.

### **CODES**

# **Preferred Package**

P = Plastic DIP

### **Longer Lead Time**

S = Plastic SOIC

# **Preferred Temperature**

S = 0°C to +70°C

### **Longer Lead Time**

 $E = -40^{\circ}C \text{ to } + 105^{\circ}C$ 

#### **Speeds**

08 = 8 MHz

 $12 = 12 \, MHz$ 

# **Environmental**

C = Plastic Standard

#### Example:

Z 86E03 08 P S C is a Z86E03, 8 MHz, DIP, 0°C to +70°C, Plastic Standard Flow

Environmental Flow
Temperature
Package
Speed
Product Number
Zilog Prefix