E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	72MHz
Connectivity	I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	1.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 13x14b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	24-SSOP (0.154", 3.90mm Width)
Supplier Device Package	24-QSOP
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8lb10f16e-b-qsop24r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

EFM8LB1 Data Sheet Ordering Information

EFMalB12F64E-B-QGOP24 64 4352 21 13 4 6 7 UART Yes 40 to 4105 C QGOP44 EFMalB12F64ES0-B-QFN32 64 4352 20 12 4 6 SMBus Yes 40 to 4105 C QFN32 EFMalB12F32E-B-QFN32 32 204 20 12 4 6 GM Ves 40 to 4105 C QFN32 EFMalB12F32E-B-QFN32 32 204 20 12 4 6 G UART Yes 40 to 4105 C QFN32 EFMalB12F32E-B-QFN32 32 204 12 4 6 G UART Yes 40 to 4105 C QFN32 EFMalB12F32E-B-QFN32 320 204 12 4 6 G SMBus Yes 40 to 4105 C QFN32 EFMalB1732E-B-QFN2 32 204 12 12 16 G G SMBus Yes 40 to 4105 C QFN32 EFMalB11732E-B-QFN2 2 2	Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Voltage DACs	Comparator 0 Inputs	Comparator 1 Inputs	Bootloader Type	Pb-free (RoHS Compliant)	Temperature Range	Package
EFMalB12F34E80-B-QFN3264435229204109MBusYes40 to +105 CQFN32EFMalB12F34E8-DGFN32322304432204109UARTYes40 to +105 CQFN32EFMalB12F32E8-DGFN3232230420449UARTYes40 to +105 CQFN32EFMalB12F32E8-DGFN323223042012466UARTYes40 to +105 CQFN32EFMalB12F32E8-DGFN32322304201246GMBusYes40 to +105 CQFN32EFMalB12F32E8-DGFN32322304201246GMBusYes40 to +105 CQFN32EFMalB12F32E8-DGFN3232230420124109UARTYes40 to +105 CQFN32EFMalB11732E8-DGFN3232230420210109UARTYes40 to +105 CQFN32EFMalB11732E8-DGFN243220420210109UARTYes40 to +105 CQFN32EFMalB11732E8-DGFN243220420210109UARTYes40 to +105 CQFN32EFMalB11732E8-DGFN244222210109UARTYes40 to +105 CQFN32EFMalB11732E8-DGFN24412210109UARTYes<	EFM8LB12F64E-B-QSOP24	64	4352	21	13	4	6	7	UART	Yes	-40 to +105 °C	QSOP24
EFM8LB12F64ES0-B-QFN24 64 432 20 12 4 6 6 MBUs Yes 40.0 +105 °C QFN24 EFM8LB12F32E-B-QFN23 32 230 28 20 4 10 9 UART Yes 40.0 +105 °C QFN32 EFM8LB12F32E-B-QFN24 32 230 20 12 4 6 6 UART Yes 40.0 +105 °C QFN32 EFM8LB12F32E-B-QFN24 32 230 20 12 4 6 6 UART Yes 40.0 +105 °C QFN32 EFM8LB12F32E-B-QFN24 32 204 21 13 4 6 6 UART Yes 40.0 +105 °C QFN32 EFM8LB12F32E-B-QFN24 32 204 20 12 4 6 6 MEN Yes 40.0 +105 °C QFN32 EFM8LB1732E-B-QFN32 32 204 20 21 10 9 UART Yes 40.0 +105 °C QFN32 EFM8LB11F32E-B-QFN24 32 20 21 10 9 UART Yes <	EFM8LB12F64ES0-B-QFN32	64	4352	29	20	4	10	9	SMBus	Yes	-40 to +105 °C	QFN32
EFM8LB12F32E-B-QFN32 32 230 29 20 4 10 9 UART Yes 40.0+105 °C QFN32 EFM8LB12F32E-B-QFN24 32 230 20 12 40 6 G UART Yes 40.0+105 °C QFN32 EFM8LB12F32E-B-QFN24 32 230 21 13 4 6 7 UART Yes 40.0+105 °C QFN32 EFM8LB12F32E-B-QFN24 32 230 21 13 4 6 7 UART Yes 40.0+105 °C QFN32 EFM8LB12F32E-B-QFN24 32 230 20 12 14 6 9 MBus Yes 40.0+105 °C QFN32 EFM8LB11F32E-B-QFN24 32 230 20 12 10 9 UART Yes 40.0+105 °C QFN32 EFM8LB11F32E-B-QFN24 32 20 21 10 9 UART Yes 40.0+105 °C QFN32 EFM8LB11F32E-B-QFN24 32 20 21 10 9 UART Yes 40.0+105 °C QFN32	EFM8LB12F64ES0-B-QFN24	64	4352	20	12	4	6	6	SMBus	Yes	-40 to +105 °C	QFN24
EFM8LB12F32E-B-QFP32 32 320 320 2304 200 4 10 9 UART Yes -40 to +105 °C QFP32 EFM8LB12F32E-B-QFN24 32 3204 204 1 34 6 6 UART Yes -40 to +105 °C QFN24 EFM8LB12F32E-B-QFN24 32 2304 21 13 4 6 6 UART Yes -40 to +105 °C QFN24 EFM8LB12F32ESO-B-QFN24 32 2304 20 1 4 6 6 MBus Yes -40 to +105 °C QFN24 EFM8LB12F32ESO-B-QFN24 32 2304 20 1	EFM8LB12F32E-B-QFN32	32	2304	29	20	4	10	9	UART	Yes	-40 to +105 °C	QFN32
EFM8LB12F32E-B-QFN24 32 3204 201 12 4 6 6 UART Yes 40 to 105 °C QFN24 EFM8LB12F32E-B-QSOP24 32 3204 210 13 4 6 7 UART Yes 40 to 105 °C QSOP24 EFM8LB12F32ESO-B-QFN24 32 2304 20 12 4 6 6 SMBus Yes 40 to 105 °C QFN24 EFM8LB12F32ESO-B-QFN24 32 2304 20 12 4 6 6 SMBus Yes 40 to 105 °C QFN24 EFM8LB11F32E-B-QFN24 32 2304 20 21 10 9 UART Yes 40 to 105 °C QFN24 EFM8LB11F32E-B-QFN24 32 2304 20 21 10 9 UART Yes 40 to 105 °C QFN24 EFM8LB11F32E-B-QFN24 32 2304 21 13 21 6 Max Yes 40 to 105 °C QFN24 EFM8LB11F32E-B-QFN24 32 204 21 10 9 Max Yes 40 to 105 °C </td <td>EFM8LB12F32E-B-QFP32</td> <td>32</td> <td>2304</td> <td>28</td> <td>20</td> <td>4</td> <td>10</td> <td>9</td> <td>UART</td> <td>Yes</td> <td>-40 to +105 °C</td> <td>QFP32</td>	EFM8LB12F32E-B-QFP32	32	2304	28	20	4	10	9	UART	Yes	-40 to +105 °C	QFP32
EFM8LB12732E-B-QSOP243232042113467UARTYes40 to +105 °CQSOP24EFM8LB12732ESO-B-GFN243223042021109SMBusYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN243223042021109UARTYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN233223042021109UARTYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN243223042021109UARTYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN2432230421122160UARTYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN2432230421122160UARTYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN2432230421122160UARTYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN24322304202112109UARTYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN3416128020211109UARTYes40 to +105 °CGFN32EFM8LB11F16E-B-GFN341612802021111UARTYes40 to +105 °CGFN32EFM8LB11F16E-B-GFN34161280211111UARTYes4	EFM8LB12F32E-B-QFN24	32	2304	20	12	4	6	6	UART	Yes	-40 to +105 °C	QFN24
EFM8LB12F32ES0-B-QFN32 32 2304 29 20 4 10 9 SMBus Yes 40 to +105 C QFN32 EFM8LB12F32ES0-B-QFN24 32 2004 20 12 4 6 6 SMBus Yes 40 to +105 C QFN32 EFM8LB11F32E-B-QFN32 32 2304 29 20 21 10 9 UART Yes 40 to +105 C QFN32 EFM8LB11F32E-B-QFN32 32 2304 28 20 21 10 9 UART Yes 40 to +105 C QFN32 EFM8LB11F32E-B-QFN24 32 2304 20 12 21 6 6 UART Yes 40 to +105 C QFN32 EFM8LB11F32E-B-QFN24 32 2304 20 12 10 9 MBus Yes 40 to +105 C QFN32 EFM8LB11F32E-B-QFN24 32 2304 20 21 10 9 MBus Yes 40 to +105 C QFN32 EFM8LB11F16E-B-QFN24 16 280 20 21 10 9 UART	EFM8LB12F32E-B-QSOP24	32	2304	21	13	4	6	7	UART	Yes	-40 to +105 °C	QSOP24
EFM8LB12F32ES0-B-QFN24 32 2304 20 12 4 6 6 SMBus Yes 40 to +105 °C QFN24 EFM8LB11F32E-B-QFN32 32 2304 29 20 21 10 9 UART Yes 40 to +105 °C QFN32 EFM8LB11F32E-B-QFP32 32 2304 20 21 10 9 UART Yes 40 to +105 °C QFN32 EFM8LB11F32E-B-QFP32 32 2304 20 12 21 6 G UART Yes 40 to +105 °C QFN24 EFM8LB11F32E-B-QFN24 32 2304 21 13 21 6 G UART Yes 40 to +105 °C QFN24 EFM8LB11F32E-B-QFN24 32 2304 20 12 1 0 9 SMBus Yes 40 to +105 °C QFN24 EFM8LB11F32E-B-QFN24 32 2304 20 21 10 9 SMBus Yes 40 to +105 °C QFN24 EFM8LB11F16E-B-QFN24 16 1280 20 21 10 9 UART	EFM8LB12F32ES0-B-QFN32	32	2304	29	20	4	10	9	SMBus	Yes	-40 to +105 °C	QFN32
EFM8LB11F32E-B-QFN32 32 2304 29 20 21 10 9 UART Yes 40 to +105 °C QFN32 EFM8LB11F32E-B-QFP32 32 2304 20 21 10 9 UART Yes 40 to +105 °C QFN32 EFM8LB11F32E-B-QFP32 32 2304 20 12 21 6 G UART Yes 40 to +105 °C QFN32 EFM8LB11F32E-B-QFN24 32 2304 20 12 21 6 7 UART Yes 40 to +105 °C QFN32 EFM8LB11F32E-B-QFN24 32 2304 20 12 1 6 7 UART Yes 40 to +105 °C QFN32 EFM8LB11F32E-B-QFN24 32 2304 20 21 10 9 SMBus Yes 40 to +105 °C QFN32 EFM8LB11F16E-B-QFN24 16 1280 20 21 10 9 UART Yes 40 to +105 °C QFN32 EFM8LB11F16E-B-QFN24 16 1280 20 21 10 9 UART Yes	EFM8LB12F32ES0-B-QFN24	32	2304	20	12	4	6	6	SMBus	Yes	-40 to +105 °C	QFN24
EFM8LB11F32E-B-QFP32322304282021109UARTYes40 to +105 °CQF932EFM8LB11F32E-B-QFN2432230420122167UARTYes40 to +105 °CQF032EFM8LB11F32E-B-QF02432230421132167UARTYes40 to +105 °CQF032EFM8LB11F32ES0-B-QFN23322304292021109SMBusYes40 to +105 °CQF032EFM8LB11F32ES0-B-QFN2432230420122166SMBusYes40 to +105 °CQF032EFM8LB11F16E-B-QFN32161280282021109UARTYes40 to +105 °CQF032EFM8LB11F16E-B-QFP32161280282021109UARTYes40 to +105 °CQF032EFM8LB11F16E-B-QFN24161280282021109UARTYes40 to +105 °CQF032EFM8LB11F16E-B-QFN2416128021132167UARTYes40 to +105 °CQF032EFM8LB11F16E-B-QFN241612802021109UARTYes40 to +105 °CQF032EFM8LB11F16E-B-QFN2416128020211306SMBusYes40 to +105 °CQF032EFM8LB11F16E-B-QFN241612802021010	EFM8LB11F32E-B-QFN32	32	2304	29	20	2 ¹	10	9	UART	Yes	-40 to +105 °C	QFN32
EFM8LB11F32E-B-QFN2432230420122166UARTYes40 to +105 °CQFN24EFM8LB11F32E-B-QSOP2432230421132167UARTYes40 to +105 °CQSOP24EFM8LB11F32ES0-B-QFN2432230420212166SMBusYes40 to +105 °CQFN24EFM8LB11F32ES0-B-QFN2432230420122166SMBusYes40 to +105 °CQFN24EFM8LB11F16E-B-QFN32161280292021109UARTYes40 to +105 °CQFN32EFM8LB11F16E-B-QFN24161280282021109UARTYes40 to +105 °CQFN32EFM8LB11F16E-B-QFN24161280282021109UARTYes40 to +105 °CQFN32EFM8LB11F16E-B-QFN2416128021132166UARTYes40 to +105 °CQFN32EFM8LB11F16ES0-B-QFN2416128020122166MBusYes40 to +105 °CQFN32EFM8LB11F16ES0-B-QFN32161280201221109MERYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN321612802012109MARTYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN32161280211306 <td>EFM8LB11F32E-B-QFP32</td> <td>32</td> <td>2304</td> <td>28</td> <td>20</td> <td>2¹</td> <td>10</td> <td>9</td> <td>UART</td> <td>Yes</td> <td>-40 to +105 °C</td> <td>QFP32</td>	EFM8LB11F32E-B-QFP32	32	2304	28	20	2 ¹	10	9	UART	Yes	-40 to +105 °C	QFP32
EFM8LB11F32EB-QSOP2432230421132167UARTYes-40 to +105 °CQSOP24EFM8LB11F32ES0-B-QFN24322304292021109SMBusYes-40 to +105 °CQFN32EFM8LB11F32ES0-B-QFN2432230420122166SMBusYes-40 to +105 °CQFN32EFM8LB11F16E-B-QFN32161280292021109UARTYes-40 to +105 °CQFN32EFM8LB11F16E-B-QFP32161280292021109UARTYes-40 to +105 °CQFN32EFM8LB11F16E-B-QFP321612802021109UARTYes-40 to +105 °CQFN32EFM8LB11F16E-B-QFP3216128020122160UARTYes-40 to +105 °CQFN32EFM8LB11F16E-B-QFP3216128021132167UARTYes-40 to +105 °CQFN32EFM8LB11F16E-B-QFN321612802021109SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN321612802021109UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128020200109UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN321612802012066<	EFM8LB11F32E-B-QFN24	32	2304	20	12	2 ¹	6	6	UART	Yes	-40 to +105 °C	QFN24
EFM8LB11F32ES0-B-QFN23 32 2304 29 20 21 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB11F32ES0-B-QFN24 32 2304 20 12 21 6 6 SMBus Yes -40 to +105 °C QFN32 EFM8LB11F32ES0-B-QFN32 16 1280 29 20 21 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB11F16E-B-QFN32 16 1280 29 20 21 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB11F16E-B-QFN32 16 1280 20 21 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB11F16E-B-QFN24 16 1280 20 21 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB11F16E-B-QFN24 16 1280 21 13 21 6 G MBus Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFN32 16 1280 20 21 10 9	EFM8LB11F32E-B-QSOP24	32	2304	21	13	2 ¹	6	7	UART	Yes	-40 to +105 °C	QSOP24
EFM8LB11F32ES0-B-QFN24 32 2304 20 12 21 6 6 SMBus Yes -40 to +105 °C QFN24 EFM8LB11F16E-B-QFN32 16 1280 29 20 21 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB11F16E-B-QFP32 16 1280 28 20 21 10 9 UART Yes -40 to +105 °C QFP32 EFM8LB11F16E-B-QFP32 16 1280 28 20 21 10 9 UART Yes -40 to +105 °C QFP32 EFM8LB11F16E-B-QFP32 16 1280 20 12 21 6 0 UART Yes -40 to +105 °C QFP32 EFM8LB11F16E-B-QFN24 16 1280 21 13 21 6 7 UART Yes -40 to +105 °C QFN32 EFM8LB11F16ES0-B-QFN32 16 1280 20 21 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFN32 16 1280 20 0 10 <td< td=""><td>EFM8LB11F32ES0-B-QFN32</td><td>32</td><td>2304</td><td>29</td><td>20</td><td>2¹</td><td>10</td><td>9</td><td>SMBus</td><td>Yes</td><td>-40 to +105 °C</td><td>QFN32</td></td<>	EFM8LB11F32ES0-B-QFN32	32	2304	29	20	2 ¹	10	9	SMBus	Yes	-40 to +105 °C	QFN32
EFM8LB11F16E-B-QFN32161280292021109UARTYes40 to +105 °CQFN32EFM8LB11F16E-B-QFP32161280282021109UARTYes40 to +105 °CQFN32EFM8LB11F16E-B-QFN241612802012216UARTYes40 to +105 °CQFN24EFM8LB11F16E-B-QFN241612802113216UARTYes40 to +105 °CQSOP24EFM8LB11F16ES0-B-QFN241612802113216VARTYes40 to +105 °CQSOP24EFM8LB11F16ES0-B-QFN24161280292021109SMBusYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN24161280292021109SMBusYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN32161280292021109UARTYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128029200109UARTYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128021120610UARTYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN3416128021130614UARTYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN3416128021130614UART<	EFM8LB11F32ES0-B-QFN24	32	2304	20	12	2 ¹	6	6	SMBus	Yes	-40 to +105 °C	QFN24
EFM8LB11F16E-B-QFP32161280282021109UARTYes-40 to +105 °CQFP32EFM8LB11F16E-B-QFN241612802012216UARTYes-40 to +105 °CQFN24EFM8LB11F16E-B-QSOP2416128021132167UARTYes-40 to +105 °CQFN24EFM8LB11F16ES0-B-QFN32161280292021109SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN321612802012216SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN321612802012216SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128029200109UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128028200109UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN421612802012060UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN321612802113067UARTYes-40 to +105 °CQFN32EFM8LB10F16ES-B-QFN321612802113067UARTYes-40 to +105 °CQFN32EFM8LB10F16ESO-B-QFN32161280211306SMBus	EFM8LB11F16E-B-QFN32	16	1280	29	20	2 ¹	10	9	UART	Yes	-40 to +105 °C	QFN32
EFM8LB11F16E-B-QFN2416128020122166UARTYes-40 to +105 °CQFN24EFM8LB11F16E-B-QSOP2416128021132167UARTYes-40 to +105 °CQSOP24EFM8LB11F16ES0-B-QFN32161280292021109SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128020122166SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128020122166MRUYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128029200109UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN321612802012060UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN34161280201206UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN441612802113061280UARTYes-40 to +105 °CQF034EFM8LB10F16ES0-B-QFN34161280201206MBusYes-40 to +105 °CQF034EFM8LB10F16ES0-B-QFN34161280201206MBusYes-40 to +105 °CQF034EFM8LB10F16ES0-B-QFN34161280201206SMBus <td>EFM8LB11F16E-B-QFP32</td> <td>16</td> <td>1280</td> <td>28</td> <td>20</td> <td>2¹</td> <td>10</td> <td>9</td> <td>UART</td> <td>Yes</td> <td>-40 to +105 °C</td> <td>QFP32</td>	EFM8LB11F16E-B-QFP32	16	1280	28	20	2 ¹	10	9	UART	Yes	-40 to +105 °C	QFP32
EFM8LB11F16E-B-QSOP2416128021132167UARTYes-40 to +105 °CQSOP24EFM8LB11F16ES0-B-QFN32161280292021109SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128020122166SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128029200109UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFP3216128028200109UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFP321612802012066UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFD241612802113067UARTYes-40 to +105 °CQSOP24EFM8LB10F16ES0-B-QFN2316128029200109SMBusYes-40 to +105 °CQSOP24EFM8LB10F16ES0-B-QFN321612802012065SMBusYes-40 to +105 °CQFN32EFM8LB10F16ES0-B-QFN24161280201206SMBusYes-40 to +105 °CQFN32EFM8LB10F16ES0-B-QFN24161280201206SMBusYes-40 to +105 °CQFN32EFM8LB10F16ES0-B-QFN2416128020120	EFM8LB11F16E-B-QFN24	16	1280	20	12	2 ¹	6	6	UART	Yes	-40 to +105 °C	QFN24
EFM8LB11F16ES0-B-QFN32 16 1280 29 20 21 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB11F16ES0-B-QFN24 16 1280 20 21 6 6 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFN32 16 1280 29 20 0 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFN32 16 1280 29 20 0 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFN32 16 1280 29 20 0 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFN24 16 1280 20 12 0 6 7 UART Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN32 16 1280 20 0 6 7 UART Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN32 16 1280 20 0 6 SMBus <t< td=""><td>EFM8LB11F16E-B-QSOP24</td><td>16</td><td>1280</td><td>21</td><td>13</td><td>2¹</td><td>6</td><td>7</td><td>UART</td><td>Yes</td><td>-40 to +105 °C</td><td>QSOP24</td></t<>	EFM8LB11F16E-B-QSOP24	16	1280	21	13	2 ¹	6	7	UART	Yes	-40 to +105 °C	QSOP24
EFM8LB11F16ES0-B-QFN24 16 1280 20 12 21 6 6 SMBus Yes -40 to +105 °C QFN24 EFM8LB10F16E-B-QFN32 16 1280 29 20 0 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFP32 16 1280 28 20 0 10 9 UART Yes -40 to +105 °C QFP32 EFM8LB10F16E-B-QFN24 16 1280 20 12 0 6 6 UART Yes -40 to +105 °C QFN24 EFM8LB10F16E-B-QFN24 16 1280 20 12 0 6 6 UART Yes -40 to +105 °C QFN24 EFM8LB10F16E-B-QFN24 16 1280 21 13 0 6 7 UART Yes -40 to +105 °C QFN24 EFM8LB10F16ES0-B-QFN24 16 1280 20 0 10 9 SMBus Yes -40 to +105 °C QFN24 EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 <td>EFM8LB11F16ES0-B-QFN32</td> <td>16</td> <td>1280</td> <td>29</td> <td>20</td> <td>2¹</td> <td>10</td> <td>9</td> <td>SMBus</td> <td>Yes</td> <td>-40 to +105 °C</td> <td>QFN32</td>	EFM8LB11F16ES0-B-QFN32	16	1280	29	20	2 ¹	10	9	SMBus	Yes	-40 to +105 °C	QFN32
EFM8LB10F16E-B-QFN32 16 1280 29 20 0 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFP32 16 1280 28 20 0 10 9 UART Yes -40 to +105 °C QFP32 EFM8LB10F16E-B-QFN24 16 1280 20 12 0 6 6 UART Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFN24 16 1280 20 12 0 6 7 UART Yes -40 to +105 °C QFN24 EFM8LB10F16E-B-QSOP24 16 1280 21 13 0 6 7 UART Yes -40 to +105 °C QSOP24 EFM8LB10F16ES0-B-QFN32 16 1280 29 20 0 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 SMBus Yes -40 to +105 °C QFN24	EFM8LB11F16ES0-B-QFN24	16	1280	20	12	2 ¹	6	6	SMBus	Yes	-40 to +105 °C	QFN24
EFM8LB10F16E-B-QFP32 16 1280 28 20 0 10 9 UART Yes -40 to +105 °C QFP32 EFM8LB10F16E-B-QFN24 16 1280 20 12 0 6 6 UART Yes -40 to +105 °C QFN24 EFM8LB10F16E-B-QSOP24 16 1280 21 13 0 6 7 UART Yes -40 to +105 °C QSOP24 EFM8LB10F16ES0-B-QFN32 16 1280 29 20 0 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN32 16 1280 29 20 0 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 6 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 SMBus Yes -40 to +105 °C QFN32	EFM8LB10F16E-B-QFN32	16	1280	29	20	0	10	9	UART	Yes	-40 to +105 °C	QFN32
EFM8LB10F16E-B-QFN24 16 1280 20 12 0 6 6 UART Yes -40 to +105 °C QFN24 EFM8LB10F16E-B-QSOP24 16 1280 21 13 0 6 7 UART Yes -40 to +105 °C QSOP24 EFM8LB10F16ES0-B-QFN32 16 1280 29 20 0 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 6 SMBus Yes -40 to +105 °C QFN32	EFM8LB10F16E-B-QFP32	16	1280	28	20	0	10	9	UART	Yes	-40 to +105 °C	QFP32
EFM8LB10F16E-B-QSOP24 16 1280 21 13 0 6 7 UART Yes -40 to +105 °C QSOP24 EFM8LB10F16ES0-B-QFN32 16 1280 29 20 0 10 9 SMBus Yes -40 to +105 °C QSOP24 EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 6 SMBus Yes -40 to +105 °C QFN32	EFM8LB10F16E-B-QFN24	16	1280	20	12	0	6	6	UART	Yes	-40 to +105 °C	QFN24
EFM8LB10F16ES0-B-QFN32 16 1280 29 20 0 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 6 SMBus Yes -40 to +105 °C QFN32	EFM8LB10F16E-B-QSOP24	16	1280	21	13	0	6	7	UART	Yes	-40 to +105 °C	QSOP24
EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 6 SMBus Yes -40 to +105 °C QFN24	EFM8LB10F16ES0-B-QFN32	16	1280	29	20	0	10	9	SMBus	Yes	-40 to +105 °C	QFN32
Noto:	EFM8LB10F16ES0-B-QFN24	16	1280	20	12	0	6	6	SMBus	Yes	-40 to +105 °C	QFN24

1. DAC0 and DAC1 are enabled on devices with 2 DACs available.

3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational		
Idle	 Core halted All peripherals clocked and fully operational Code resumes execution on wake event 	Set IDLE bit in PCON0	Any interrupt
Suspend	 Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulator in normal bias mode for fast wake Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event 	 Switch SYSCLK to HFOSC0 Set SUSPEND bit in PCON1 	 Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event
Stop	 All internal power nets shut down Pins retain state Exit on any reset source 	1. Clear STOPCF bit in REG0CN 2. Set STOP bit in PCON0	Any reset source
Snooze	 Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulator in low bias current mode for energy savings Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event 	 Switch SYSCLK to HFOSC0 Set SNOOZE bit in PCON1 	 Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event
Shutdown	 All internal power nets shut down Pins retain state Exit on pin or power-on reset 	1. Set STOPCF bit in REG0CN 2. Set STOP bit in PCON0	RSTb pin resetPower-on reset

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P2.3 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P2.4 to P3.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P3.0 or P3.7, depending on the package option.

The port control block offers the following features:

- Up to 29 multi-functions I/O pins, supporting digital and analog functions.
- · Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each port.
- State retention feature allows pins to retain configuration through most reset sources.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- Up to 24 direct-pin interrupt sources with shared interrupt vector (Port Match).

Universal Asynchronous Receiver/Transmitter (UART1)

UART1 is an asynchronous, full duplex serial port offering a variety of data formatting options. A dedicated baud rate generator with a 16-bit timer and selectable prescaler is included, which can generate a wide range of baud rates. A received data FIFO allows UART1 to receive multiple bytes before data is lost and an overflow occurs.

UART1 provides the following features:

- · Asynchronous transmissions and receptions
- Dedicated baud rate generator supports baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive)
- 5, 6, 7, 8, or 9 bit data
- Automatic start and stop generation
- Automatic parity generation and checking
- · Single-byte buffer on transmit and receive
- Auto-baud detection
- · LIN break and sync field detection
- CTS / RTS hardware flow control

Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disable to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

- Supports 3- or 4-wire master or slave modes
- · Supports external clock frequencies up to 12 Mbps in master or slave mode
- · Support for all clock phase and polarity modes
- 8-bit programmable clock rate (master)
- Programmable receive timeout (slave)
- · Two byte FIFO on transmit and receive
- · Can operate in suspend or snooze modes and wake the CPU on reception of a byte
- · Support for multiple masters on the same data lines

System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus.

The SMBus module includes the following features:

- · Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds
- · Support for master, slave, and multi-master modes
- Hardware synchronization and arbitration for multi-master mode
- · Clock low extending (clock stretching) to interface with faster masters
- · Hardware support for 7-bit slave and general call address recognition
- Firmware support for 10-bit slave address decoding
- · Ability to inhibit all slave states
- Programmable data setup/hold times
- · Transmit and receive FIFOs (one byte) to help increase throughput in faster applications

3.7 Analog

14/12/10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 14-, 12-, and 10-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 20 external inputs
- · Single-ended 14-bit, 12-bit and 10-bit modes
- Supports an output update rate of up to 1 Msps in 12-bit mode
- Channel sequencer logic with direct-to-XDATA output transfers
- Operation in a low power mode at lower conversion speeds
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- Output data window comparator allows automatic range checking
- Support for output data accumulation
- Conversion complete and window compare interrupts supported
- Flexible output data formatting
- Includes a fully-internal fast-settling 1.65 V reference and an on-chip precision 2.4 / 1.2 V reference, with support for using the supply as the reference, an external reference and signal ground
- Integrated factory-calibrated temperature sensor

12-Bit Digital-to-Analog Converters (DAC0, DAC1, DAC2, DAC3)

The DAC modules are 12-bit Digital-to-Analog Converters with the capability to synchronize multiple outputs together. The DACs are fully configurable under software control. The voltage reference for the DACs is selectable between internal and external reference sources.

- Voltage output with 12-bit performance
- · Hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- Outputs may be configured to persist through reset and maintain output state to avoid system disruption
- Multiple DAC outputs can be synchronized together
- · DAC pairs (DAC0 and 1 or DAC2 and 3) support complementary output waveform generation
- · Outputs may be switched between two levels according to state of configurable logic / PWM input trigger
- Flexible input data formatting
- · Supports references from internal supply, on-chip precision reference, or external VREF pin

Low Current Comparators (CMP0, CMP1)

An analog comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator includes the following features:

- · Up to 10 (CMP0) or 9 (CMP1) external positive inputs
- Up to 10 (CMP0) or 9 (CMP1) external negative inputs
- Additional input options:
 - Internal connection to LDO output
 - Direct connection to GND
 - Direct connection to VDD
 - Dedicated 6-bit reference DAC
- Synchronous and asynchronous outputs can be routed to pins via crossbar
- Programmable hysteresis between 0 and ±20 mV
- Programmable response time
- Interrupts generated on rising, falling, or both edges
- PWM output kill feature

3.10 Bootloader

All devices come pre-programmed with a UART0 bootloader or an SMBus bootloader. These bootloaders reside in the code security page, which is the last page of code flash; they can be erased if they are not needed.

The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the bootloader in the system. Any other value in this location indicates that the bootloader is not present in flash.

When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The bootloader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader is not present, the device will jump to the reset vector of 0x0000 after any reset.

More information about the bootloader protocol and usage can be found in *AN945: EFM8 Factory Bootloader User Guide*. Application notes can be found on the Silicon Labs website (www.silabs.com/8bit-appnotes) or within Simplicity Studio by using the [Application Notes] tile.



Figure 3.2. Flash Memory Map with Bootloader - 62.5 KB Devices

Bootloader	Pins for Bootload Communication
UART	TX – P0.4
	RX – P0.5
SMBus	P0.2 – SDA ¹
	P0.3 – SCL ¹

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in Table 4.1 Recommended Operating Conditions on page 14, unless stated otherwise.

Table 4.1. Recommended Operating Conditions

4.1.1 Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Operating Supply Voltage on VDD	V _{DD}		2.2	_	3.6	V
Operating Supply Voltage on VIO ^{2,} 3	V _{IO}		2.2	_	V _{DD}	V
System Clock Frequency	f _{SYSCLK}		0	_	73.5	MHz
Operating Ambient Temperature	T _A		-40	—	105	°C
Noto:	•	•		•		

Note:

1. All voltages with respect to GND

2. In certain package configurations, the VIO and VDD supplies are bonded to the same pin.

3. GPIO levels are undefined whenever VIO is less than 1 V.

4.1.2 Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit			
Digital Core Supply Current	Digital Core Supply Current								
Normal Mode-Full speed with code	I _{DD}	F _{SYSCLK} = 72 MHz (HFOSC1) ²	_	12.9	15	mA			
executing from flash		F _{SYSCLK} = 24.5 MHz (HFOSC0) ²	_	4.2	5	mA			
		F _{SYSCLK} = 1.53 MHz (HFOSC0) ²	—	625	1050	μA			
		F _{SYSCLK} = 80 kHz ³	_	155	575	μA			
Idle Mode-Core halted with periph-	I _{DD}	F _{SYSCLK} = 72 MHz (HFOSC1) ²	_	9.6	11.1	mA			
		F _{SYSCLK} = 24.5 MHz (HFOSC0) ²	_	3.14	3.8	mA			
		F _{SYSCLK} = 1.53 MHz (HFOSC0) ²	_	520	950	μA			
		F _{SYSCLK} = 80 kHz ³	_	135	550	μA			
Suspend Mode-Core halted and	I _{DD}	LFO Running	—	125	545	μA			
Supply monitor off.		LFO Stopped		120	535	μA			
Snooze Mode-Core halted and	I _{DD}	LFO Running	—	23	430	μA			
Regulator in low-power state, Sup- ply monitor off.		LFO Stopped	_	19	425	μA			
Stop Mode—Core halted and all clocks stopped,Internal LDO On, Supply monitor off.	I _{DD}		_	120	535	μA			
Shutdown Mode—Core halted and all clocks stopped,Internal LDO Off, Supply monitor off.	I _{DD}		_	0.2	2.1	μA			
Analog Peripheral Supply Current	ts		1		1				
High-Frequency Oscillator 0	I _{HFOSC0}	Operating at 24.5 MHz,	_	120	135	μA			
		T _A = 25 °C							
High-Frequency Oscillator 1	I _{HFOSC1}	Operating at 72 MHz,	_	1285	1340	μA			
		T _A = 25 °C							
Low-Frequency Oscillator	ILFOSC	Operating at 80 kHz,		3.7	6	μA			
		T _A = 25 °C							

Table 4.2. Power Consumption

4.1.3 Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Supply Monitor Threshold	V _{VDDM}		1.95	2.05	2.15	V
Power-On Reset (POR) Threshold	V _{POR}	Rising Voltage on VDD	_	1.4	_	V
		Falling Voltage on VDD	0.75	_	1.36	V
VDD Ramp Time	t _{RMP}	Time to V _{DD} > 2.2 V	10	_	_	μs
Reset Delay from POR	t _{POR}	Relative to V _{DD} > V _{POR}	3	10	31	ms
Reset Delay from non-POR source	t _{RST}	Time between release of reset source and code execution	_	50	_	μs
RST Low Time to Generate Reset	t _{RSTL}		15		_	μs
Missing Clock Detector Response Time (final rising edge to reset)	t _{MCD}	F _{SYSCLK} >1 MHz	_	0.625	1.2	ms
Missing Clock Detector Trigger Frequency	F _{MCD}		_	7.5	13.5	kHz
VDD Supply Monitor Turn-On Time	t _{MON}		_	2	_	μs

Table 4.3. Reset and Supply Monitor

4.1.4 Flash Memory

Table 4.4. Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Write Time ^{1,2}	t _{WRITE}	One Byte,	19	20	21	μs
		F _{SYSCLK} = 24.5 MHz				
Erase Time ^{1 ,2}	t _{ERASE}	One Page,	5.2	5.35	5.5	ms
		F _{SYSCLK} = 24.5 MHz				
V _{DD} Voltage During Programming ³	V _{PROG}		2.2	_	3.6	V
Endurance (Write/Erase Cycles)	N _{WE}		20k	100k	_	Cycles
CRC Calculation Time	t _{CRC}	One 256-Byte Block	—	5.5	—	μs
		SYSCLK = 48 MHz				

Note:

1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.

- 2. The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.
- 3. Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}).

4. Data Retention Information is published in the Quarterly Quality and Reliability Report.

Table 4.9. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N _{bits}	14 Bit Mode	14		Bits	
		12 Bit Mode		12		Bits
		10 Bit Mode		10		Bits
Throughput Rate	f _S	14 Bit Mode	_	_	900	ksps
(High Speed Mode)		12 Bit Mode	_	_	1	Msps
		10 Bit Mode	—	—	1.125	Msps
Throughput Rate	f _S	14 Bit Mode	—	—	320	ksps
(Low Power Mode)		12 Bit Mode	—	_	340	ksps
		10 Bit Mode	—	—	360	ksps
Tracking Time	t _{TRK}	High Speed Mode	217.8 ¹	—	_	ns
		Low Power Mode	450	_	_	ns
Power-On Time	t _{PWR}		1.2	_	_	μs
SAR Clock Frequency	f _{SAR}	High Speed Mode	_	_	18.36	MHz
		Low Power Mode	_	_	12.25	MHz
Conversion Time ²	t _{CNV}	14-Bit Conversion,	0.81			μs
		SAR Clock =18 MHz,				
		System Clock = 72 MHz.				
		12-Bit Conversion,		0.7		μs
		SAR Clock =18 MHz,				
		System Clock = 72 MHz.				
		10-Bit Conversion,		0.59		μs
		SAR Clock =18 MHz,				
		System Clock = 72 MHz.				
Sample/Hold Capacitor	C _{SAR}	Gain = 1	_	5.2	_	pF
		Gain = 0.75	_	3.9	_	pF
		Gain = 0.5	—	2.6	_	pF
		Gain = 0.25	_	1.3	_	pF
Input Pin Capacitance	C _{IN}	High Quality Input	_	20	_	pF
		Normal Input	—	20	—	pF
Input Mux Impedance	R _{MUX}	High Quality Input	—	330	_	Ω
		Normal Input	_	550	—	Ω
Voltage Reference Range	V _{REF}		1	_	V _{IO}	V
Input Voltage Range ³	V _{IN}		0	_	V _{REF} / Gain	V

4.1.10 Voltage Reference

Table 4	4.10.	Voltage	Reference
---------	-------	---------	-----------

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit			
Internal Fast Settling Reference	Internal Fast Settling Reference								
Output Voltage	V _{REFFS}		1.62	1.65	1.68	V			
(Full Temperature and Supply Range)									
Temperature Coefficient	TC _{REFFS}			50	_	ppm/°C			
Turn-on Time	t _{REFFS}		_	—	1.5	μs			
Power Supply Rejection	PSRR _{REF} FS		_	400		ppm/V			
On-chip Precision Reference	1			·	·				
Valid Supply Range	V _{DD}	1.2 V Output	2.2	_	3.6	V			
		2.4 V Output	2.7	—	3.6	V			
Output Voltage	V _{REFP}	1.2 V Output, V _{DD} = 3.3 V, T = 25 °C	1.195	1.2	1.205	V			
		1.2 V Output	1.18	1.2	1.22	V			
		2.4 V Output, V _{DD} = 3.3 V, T = 25 °C	2.39	2.4	2.41	V			
		2.4 V Output	2.36	2.4	2.44	V			
Turn-on Time, settling to 0.5 LSB	t _{VREFP}	4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin	_	3	_	ms			
		0.1 µF ceramic bypass on VREF pin	_	100	_	μs			
Load Regulation	LR _{VREFP}	VREF = 2.4 V, Load = 0 to 200 μA to GND	—	8	_	μV/μΑ			
		VREF = 1.2 V, Load = 0 to 200 μA to GND	_	5	_	μV/μΑ			
Load Capacitor	C _{VREFP}	Load = 0 to 200 µA to GND	0.1	—	—	μF			
Short-circuit current	ISC _{VREFP}		—	—	8	mA			
Power Supply Rejection	PSRR _{VRE} FP		_	75	_	dB			
External Reference									
Input Current	I _{EXTREF}	ADC Sample Rate = 1 Msps; VREF = 3.0 V	_	5	_	μA			

4.1.12 DACs

Table 4.12. DAC	s
-----------------	---

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N _{bits}			12		Bits
Throughput Rate	f _S		_	_	200	ksps
Integral Nonlinearity	INL	DAC0 and DAC2	-10	-1.77 / 1.56	10	LSB
		DAC1 and DAC3	-11.5	-2.73 / 1.11	11.5	LSB
Differential Nonlinearity	DNL		-1	—	1	LSB
Output Noise	VREF = 2.4 V f _S = 0.1 Hz to 300 kHz		_	110	_	μV _{RMS}
Slew Rate	SLEW		—	±1	_	V/µs
Output Settling Time to 1% Full- scale	^t SETTLE	V _{OUT} change between 25% and 75% Full Scale	—	2.6	5	μs
Power-on Time	t _{PWR}		—	—	10	μs
Voltage Reference Range	V _{REF}		1.15	—	V _{DD}	V
Power Supply Rejection Ratio	PSRR	DC, V _{OUT} = 50% Full Scale	—	78	_	dB
Total Harmonic Distortion	THD	V _{OUT} = 10 kHz sine wave, 10% to 90%	54	_	_	dB
Offset Error	E _{OFF}	VREF = 2.4 V	-8	0	8	LSB
Full-Scale Error	E _{FS}	VREF = 2.4 V	-13	±5	13	LSB
External Load Impedance	R _{LOAD}		2	_	_	kΩ
External Load Capacitance ¹	C _{LOAD}		_	_	100	pF
Load Regulation		V _{OUT} = 50% Full Scale I _{OUT} = -2 to 2 mA	_	100	1300	μV/mA

Note:

1. No minimum external load capacitance is required. However, under low loading conditions, it is possible for the DAC output to glitch during start-up. If smooth start-up is required, the minimum loading capacitance at the pin should be a minimum of 10 pF.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Negative Hysteresis	HYS _{CP-}	CPHYN = 00	—	-1.5	—	mV
Mode 3 (CPMD = 11)		CPHYN = 01	—	-4	_	mV
		CPHYN = 10	—	-8	—	mV
		CPHYN = 11	_	-16	_	mV
Input Range (CP+ or CP-)	V _{IN}		-0.25	_	V _{IO} +0.25	V
Input Pin Capacitance	C _{CP}			7.5		pF
Internal Reference DAC Resolution	N _{bits}			6		bits
Common-Mode Rejection Ratio	CMRR _{CP}		—	70	_	dB
Power Supply Rejection Ratio	PSRR _{CP}		—	72	—	dB
Input Offset Voltage	V _{OFF}	T _A = 25 °C	-10	0	10	mV
Input Offset Tempco	TC _{OFF}		_	3.5	_	μV/°

4.1.14 Configurable Logic

Table 4.14. Configurable Logic

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Propagation Delay	t _{DLY}	Through single CLU	—	_	35.3	ns
		Using an external pin				
		Through single CLU	—	3	—	ns
		Using an internal connection				
Clocking Frequency	F _{CLK}	1 or 2 CLUs Cascaded	—	_	73.5	MHz
		3 or 4 CLUs Cascaded		_	36.75	MHz

4.1.16 SMBus

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Standard Mode (100 kHz Class)								
I2C Operating Frequency	f _{I2C}		0	_	70 ²	kHz		
SMBus Operating Frequency	f _{SMB}		40 ¹	—	70 ²	kHz		
Bus Free Time Between STOP and START Conditions	t _{BUF}		9.4	_	_	μs		
Hold Time After (Repeated) START Condition	t _{HD:STA}		4.7		_	μs		
Repeated START Condition Setup Time	t _{SU:STA}		9.4		_	μs		
STOP Condition Setup Time	t _{SU:STO}		9.4	—	—	μs		
Data Hold Time	t _{HD:DAT}		0	_	—	μs		
Data Setup Time	t _{SU:DAT}		4.7	—	—	μs		
Detect Clock Low Timeout	t _{TIMEOUT}		25	_	—	ms		
Clock Low Period	t _{LOW}		4.7		_	μs		
Clock High Period	t _{ніGн}		9.4	_	50 ³	μs		
Fast Mode (400 kHz Class)					1			
I2C Operating Frequency	f _{I2C}		0	—	256 ²	kHz		
SMBus Operating Frequency	f _{SMB}		40 ¹	—	256 ²	kHz		
Bus Free Time Between STOP and START Conditions	t _{BUF}		2.6	_	_	μs		
Hold Time After (Repeated) START Condition	t _{HD:STA}		1.3		_	μs		
Repeated START Condition Setup Time	t _{SU:STA}		2.6		_	μs		
STOP Condition Setup Time	t _{SU:STO}		2.6		_	μs		
Data Hold Time	t _{HD:DAT}		0		_	μs		
Data Setup Time	t _{SU:DAT}		1.3	_	_	μs		
Detect Clock Low Timeout	t _{TIMEOUT}		25			ms		
Clock Low Period	t _{LOW}		1.3		_	μs		
Clock High Period	t _{HIGH}		2.6	_	50 ³	μs		

Table 4.16. SMBus Peripheral Timing Performance (Master Mode)

Note:

1. The minimum SMBus frequency is limited by the maximum Clock High Period requirement of the SMBus specification.

2. The maximum I2C and SMBus frequencies are limited by the minimum Clock Low Period requirements of their respective specifications.

3. SMBus has a maximum requirement of 50 µs for Clock High Period. Operating frequencies lower than 40 kHz will be longer than 50 µs. I2C can support periods longer than 50 µs.

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
15	P2 2	Multifunction I/O	Vec		ADC0 15
	1 2.2				CMP1P 4
					CMP1N 4
				CLU2B 14	
				CLU3A 14	
16	P2.1	Multifunction I/O	Yes	P2MAT.1	ADC0.14
				I2C0 SCL	CMP1P.3
				CLU1B.14	CMP1N.3
				CLU2A.15	
				CLU3B.15	
17	P2.0	Multifunction I/O	Yes	P2MAT.0	CMP1P.2
				I2C0 SDA	CMP1N.2
				 CLU1A.14	
				CLU2A.14	
				CLU3B.14	
18	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.13
				CLU0B.15	CMP0P.9
				CLU1B.13	CMP0N.9
				CLU2A.13	
19	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.12
				CLU0A.15	
				CLU1B.12	
				CLU2A.12	
20	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.11
				CLU0B.14	
				CLU1A.13	
				CLU2B.13	
21	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.10
				CLU0A.14	
				CLU1A.12	
				CLU2B.12	
22	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.9
				CLU0B.13	
				CLU1B.11	
				CLU2B.11	
				CLU3A.13	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
23	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.8
				CLU0A.13	CMP0P.8
				CLU1A.11	CMP0N.8
				CLU2B.10	
				CLU3A.12	
24	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.7
				CLU0B.12	CMP0P.7
				CLU1B.10	CMP0N.7
				CLU2A.11	
				CLU3B.13	
25	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU1OUT	CMP0P.6
				CLU0A.12	CMP0N.6
				CLU1A.10	CMP1P.1
				CLU2A.10	CMP1N.1
				CLU3B.12	
26	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU0B.11	CMP1P.0
				CLU1B.9	CMP1N.0
				CLU3A.11	
27	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	
				CLU0A.11	
				CLU1B.8	
				CLU3A.10	
28	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
12	P1 5	Multifunction I/O	Yes	P1MAT 5	
12				CLU2OUT	CMP1P 4
				CLU0B.14	CMP1N.4
				CLU1A.13	
				CLU2B.13	
13	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.9
				I2C0_SCL	CMP1P.3
				CLU0A.14	CMP1N.3
				CLU1A.12	
				CLU2B.12	
14	P1.3	Multifunction I/O	Yes	P1MAT.3	CMP1P.2
				I2C0_SDA	CMP1N.2
				CLU0B.13	
				CLU1B.11	
				CLU2B.11	
				CLU3A.13	
15	GND	Ground			
16	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.8
				CLU0A.13	
				CLU1A.11	
				CLU2B.10	
				CLU3A.12	
17	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.7
				CLU0B.12	
				CLU1B.10	
				CLU2A.11	
				CLU3B.13	
18	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU0A.12	
				CLU1A.10	
				CLU2A.10	
				CLU3B.12	





Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
Number					
1	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.9	
				CLU3A.9	

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
18	P1 2	Multifunction I/O	Yes	Ρ1ΜΔΤ 2	
	1 1.2				1000.0
				CLU1A 11	
				CLU2B 10	
				CI U3A 12	
19	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.7
				CLU0B.12	
				CLU1B.10	
				CLU2A.11	
				CLU3B.13	
20	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU0A.12	
				CLU1A.10	
				CLU2A.10	
				CLU3B.12	
21	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU1OUT	CMP1P.1
				CLU0B.11	CMP1N.1
				CLU1B.9	
				CLU3A.11	
22	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	CMP1P.0
				CLU0A.11	CMP1N.0
				CLU1B.8	
				CLU3A.10	
23	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	

7. QFN32 Package Specifications

7.1 QFN32 Package Dimensions



Figure 7.1. QFN32 Package Drawing

Dimension	Min	Тур	Мах		
A	0.45	0.50	0.55		
A1	0.00	0.035	0.05		
b	0.15	0.20	0.25		
D		4.00 BSC.			
D2	2.80	2.90	3.00		
е	0.40 BSC.				
E		4.00 BSC.			
E2	2.80	2.90	3.00		
L	0.20	0.30	0.40		
ааа		_	0.10		
bbb	_	_	0.10		
ССС		_	0.08		
ddd	_	_	0.10		
eee	—	—	0.10		
999			0.05		

Table 7.1. QFN32 Package Dimensions

Dimension	Min	Тур	Мах
Note:			
1. All dimensions shown are in millimeters (mm) unless otherwise noted.			
2. Dimensioning and Toleranci	ng per ANSI Y14.5M-1994.		
3. This drawing conforms to JE	DEC Solid State Outline MO-220.		
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.			