



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 72MHz |
| Connectivity | I ² C, SMBus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 20 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 3.6V |
| Data Converters | A/D 12x14b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-VFQFN Exposed Pad |
| Supplier Device Package | 24-QFN (3x3) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8lb11f16e-b-qfn24 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Feature List

The EFM8LB1 device family are fully integrated, mixed-signal system-on-a-chip MCUs. Highlighted features are listed below.

- Core:
 - Pipelined CIP-51 Core
 - · Fully compatible with standard 8051 instruction set
 - 70% of instructions execute in 1-2 clock cycles
 - 72 MHz maximum operating frequency
- Memory:
 - Up to 64 kB flash memory (63 kB user-accessible), in-system re-programmable from firmware in 512-byte sectors
 - Up to 4352 bytes RAM (including 256 bytes standard 8051 RAM and 4096 bytes on-chip XRAM)
- · Power:
 - Internal LDO regulator for CPU core voltage
 - · Power-on reset circuit and brownout detectors
- I/O: Up to 29 total multifunction I/O pins:
 - Up to 25 pins 5 V tolerant under bias
 - Selectable state retention through reset events
 - · Flexible peripheral crossbar for peripheral routing
 - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- · Clock Sources:
 - Internal 72 MHz oscillator with accuracy of ±2%
 - Internal 24.5 MHz oscillator with ±2% accuracy
 - · Internal 80 kHz low-frequency oscillator
 - External CMOS clock option
 - External crystal/RC oscillator (up to 25 MHz)

- Analog:
 - 14/12/10-Bit Analog-to-Digital Converter (ADC)
 - Internal calibrated temperature sensor (±3 °C)
 - 4 x 12-Bit Digital-to-Analog Converters (DAC)
 - 2 x Low-current analog comparators with adjustable reference
- Communications and Digital Peripherals:
 - 2 x UART, up to 3 Mbaud
 - SPI™ Master / Slave, up to 12 Mbps
 - SMBus™/I2C™ Master / Slave, up to 400 kbps
 - I²C High-Speed Slave, up to 3.4 Mbps
 - 16-bit CRC unit, supporting automatic CRC of flash at 256byte boundaries
 - 4 Configurable Logic Units
- · Timers/Counters and PWM:
 - 6-channel Programmable Counter Array (PCA) supporting PWM, capture/compare, and frequency output modes
 - 6 x 16-bit general-purpose timers
 - Independent watchdog timer, clocked from the low frequency oscillator
- On-Chip, Non-Intrusive Debugging
 - · Full memory and register inspection
 - Four hardware breakpoints, single-stepping
- Pre-programmed UART or SMBus bootloader

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8LB1 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing nonvolatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Device operation is specified from 2.2 V up to a 3.6 V supply. Devices are AEC-Q100 qualified (pending) and available in 4x4 mm 32-pin QFN, 3x3 mm 24-pin QFN, 32-pin QFP, or 24-pin QSOP packages. All package options are lead-free and RoHS compliant.

2. Ordering Information



Figure 2.1. EFM8LB1 Part Numbering

All EFM8LB1 family members have the following features:

- CIP-51 Core running up to 72 MHz
- Three Internal Oscillators (72 MHz, 24.5 MHz and 80 kHz)
- SMBus
- I2C Slave
- SPI
- 2 UARTs
- · 6-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- Six 16-bit Timers
- Four Configurable Logic Units
- 14-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, temperature sensor, channel sequencer, and directto-XRAM data transfer
- Two Analog Comparators
- 16-bit CRC Unit
- AEC-Q100 qualified (pending)

In addition to these features, each part number in the EFM8LB1 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

| Ordering Part Number | Flash Memory (kB) | RAM (Bytes) | Digital Port I/Os (Total) | ADC0 Channels | Voltage DACs | Comparator 0 Inputs | Comparator 1 Inputs | Bootloader Type | Pb-free (RoHS Compliant) | Temperature Range | Package |
|----------------------|-------------------|-------------|---------------------------|---------------|--------------|---------------------|---------------------|-----------------|--------------------------|-------------------|---------|
| EFM8LB12F64E-B-QFN32 | 64 | 4352 | 29 | 20 | 4 | 10 | 9 | UART | Yes | -40 to +105 °C | QFN32 |
| EFM8LB12F64E-B-QFP32 | 64 | 4352 | 28 | 20 | 4 | 10 | 9 | UART | Yes | -40 to +105 °C | QFP32 |
| EFM8LB12F64E-B-QFN24 | 64 | 4352 | 20 | 12 | 4 | 6 | 6 | UART | Yes | -40 to +105 °C | QFN24 |

Table 2.1. Product Selection Guide

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

The clock control system offers the following features:

- Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
- 72 MHz internal oscillator (HFOSC1), accurate to ±2% over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- External RC, CMOS, and high-frequency crystal clock options (EXTCLK).
- · Clock divider with eight settings for flexible clock scaling:
 - Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.
 - HFOSC0 and HFOSC1 include 1.5x pre-scalers for further flexibility.

3.5 Counters/Timers and PWM

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base
- Programmable clock divisor and clock source selection
- · Up to six independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- Output polarity control
- Frequency output mode
- · Capture on rising, falling or any edge
- Compare function for arbitrary waveform generation
- Software timer (internal compare) mode
- · Can accept hardware "kill" signal from comparator 0 or comparator 1

I2C Slave (I2CSLAVE0)

The I2C Slave interface is a 2-wire, bidirectional serial bus that is compatible with the I2C Bus Specification 3.0. It is capable of transferring in high-speed mode (HS-mode) at speeds of up to 3.4 Mbps. Firmware can write to the I2C interface, and the I2C interface can autonomously control the serial transfer of data. The interface also supports clock stretching for cases where the core may be temporarily prohibited from transmitting a byte or processing a received byte during an I2C transaction. This module operates only as an I2C slave device.

The I2C module includes the following features:

- Standard (up to 100 kbps), Fast (400 kbps), Fast Plus (1 Mbps), and High-speed (3.4 Mbps) transfer speeds
- · Support for slave mode only
- · Clock low extending (clock stretching) to interface with faster masters
- · Hardware support for 7-bit slave address recognition
- Transmit and receive FIFOs (two byte) to help increase throughput in faster applications
- · Hardware support for multiple slave addresses with the option to save the matching address in the receive FIFO

16-bit CRC (CRC0)

The cyclic redundancy check (CRC) module performs a CRC using a 16-bit polynomial. CRC0 accepts a stream of 8-bit data and posts the 16-bit result to an internal register. In addition to using the CRC block for data manipulation, hardware can automatically CRC the flash contents of the device.

The CRC module is designed to provide hardware calculations for flash memory verification and communications protocols. The CRC module supports the standard CCITT-16 16-bit polynomial (0x1021), and includes the following features:

- Support for CCITT-16 polynomial
- Byte-level bit reversal
- · Automatic CRC of flash contents on one or more 256-byte blocks
- · Initial seed selection of 0x0000 or 0xFFFF

Configurable Logic Units (CLU0, CLU1, CLU2, and CLU3)

The Configurable Logic block consists of multiple Configurable Logic Units (CLUs). CLUs are flexible logic functions which may be used for a variety of digital functions, such as replacing system glue logic, aiding in the generation of special waveforms, or synchronizing system event triggers.

- · Four configurable logic units (CLUs), with direct-pin and internal logic connections
- Each unit supports 256 different combinatorial logic functions (AND, OR, XOR, muxing, etc.) and includes a clocked flip-flop for synchronous operations
- · Units may be operated synchronously or asynchronously
- · May be cascaded together to perform more complicated logic functions
- · Can operate in conjunction with serial peripherals such as UART and SPI or timing peripherals such as timers and PCA channels
- · Can be used to synchronize and trigger multiple on-chip resources (ADC, DAC, Timers, etc.)
- · Asynchronous output may be used to wake from low-power states

3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- · Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- · External port pins are forced to a known state.
- · Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. By default, the Port I/O latches are reset to 1 in open-drain mode, with weak pullups enabled during and after the reset. Optionally, firmware may configure the port I/O, DAC outputs, and precision reference to maintain state through system resets other than power-on resets. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- Power-on reset
- External reset pin
- Comparator reset
- · Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- · Watchdog timer reset
- · Missing clock detector reset
- · Flash error reset

3.9 Debugging

The EFM8LB1 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|---------------------|------------------------------|-----|------|------|------|
| ADC0 ⁴ | I _{ADC} | High Speed Mode | — | 1275 | 1700 | μA |
| | | 1 Msps, 12-bit conversions | | | | |
| | | Normal bias settings | | | | |
| | | V _{DD} = 3.0 V | | | | |
| | | Low Power Mode | — | 390 | 530 | μA |
| | | 350 ksps, 12-bit conversions | | | | |
| | | Low power bias settings | | | | |
| | | V _{DD} = 3.0 V | | | | |
| Internal ADC0 Reference ⁵ | I _{VREFFS} | High Speed Mode | | 700 | 790 | μA |
| | | Low Power Mode | _ | 170 | 210 | μA |
| On-chip Precision Reference | I _{VREFP} | | — | 75 | — | μA |
| Temperature Sensor | I _{TSENSE} | | — | 68 | 120 | μA |
| Digital-to-Analog Converters (DAC0, DAC1, DAC2, DAC3) ⁶ | I _{DAC} | | _ | 125 | | μA |
| Comparators (CMP0, CMP1) | I _{CMP} | CPMD = 11 | _ | 0.5 | _ | μA |
| | | CPMD = 10 | _ | 3 | | μA |
| | | CPMD = 01 | | 10 | _ | μA |
| | | CPMD = 00 | — | 25 | — | μA |
| Comparator Reference | I _{CPREF} | | — | 24 | — | μA |
| Voltage Supply Monitor (VMON0) | I _{VMON} | | — | 15 | 20 | μA |

Note:

1. Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.

- 2. Includes supply current from internal LDO regulator, supply monitor, and High Frequency Oscillator.
- 3. Includes supply current from internal LDO regulator, supply monitor, and Low Frequency Oscillator.
- 4. ADC0 power excludes internal reference supply current.
- 5. The internal reference is enabled as-needed when operating the ADC in low power mode. Total ADC + Reference current will depend on sampling rate.

6. DAC supply current for each enabled DA and not including external load on pin.

4.1.3 Reset and Supply Monitor

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|-------------------|---|------|-------|------|------|
| VDD Supply Monitor Threshold | V _{VDDM} | | 1.95 | 2.05 | 2.15 | V |
| Power-On Reset (POR) Threshold | V _{POR} | R Rising Voltage on VDD | | 1.4 | _ | V |
| | | Falling Voltage on VDD | 0.75 | _ | 1.36 | V |
| VDD Ramp Time | t _{RMP} | Time to V _{DD} > 2.2 V | 10 | _ | _ | μs |
| Reset Delay from POR | t _{POR} | Relative to V _{DD} > V _{POR} | 3 | 10 | 31 | ms |
| Reset Delay from non-POR source | t _{RST} | Time between release of reset source and code execution | _ | 50 | _ | μs |
| RST Low Time to Generate Reset | t _{RSTL} | | 15 | | _ | μs |
| Missing Clock Detector Response Time (final rising edge to reset) | t _{MCD} | F _{SYSCLK} >1 MHz | _ | 0.625 | 1.2 | ms |
| Missing Clock Detector Trigger Frequency | F _{MCD} | | _ | 7.5 | 13.5 | kHz |
| VDD Supply Monitor Turn-On Time | t _{MON} | | _ | 2 | _ | μs |

Table 4.3. Reset and Supply Monitor

4.1.4 Flash Memory

Table 4.4. Flash Memory

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|---|--------------------|--------------------------------|-----|------|-----|--------|
| Write Time ^{1,2} | t _{WRITE} | One Byte, | 19 | 20 | 21 | μs |
| | | F _{SYSCLK} = 24.5 MHz | | | | |
| Erase Time ^{1 ,2} | t _{ERASE} | One Page, | 5.2 | 5.35 | 5.5 | ms |
| | | F _{SYSCLK} = 24.5 MHz | | | | |
| V _{DD} Voltage During Programming ³ | V _{PROG} | | 2.2 | | 3.6 | V |
| Endurance (Write/Erase Cycles) | N _{WE} | 20 | | 100k | _ | Cycles |
| CRC Calculation Time | t _{CRC} | One 256-Byte Block | — | 5.5 | — | μs |
| | | SYSCLK = 48 MHz | | | | |

Note:

1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.

- 2. The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.
- 3. Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}).

4. Data Retention Information is published in the Quarterly Quality and Reliability Report.

4.1.5 Power Management Timing

Table 4.5. Power Management Timing

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|---------------------------|----------------------|-----------------|-----|-----|-----|---------|
| Idle Mode Wake-up Time | t _{IDLEWK} | | 2 | _ | 3 | SYSCLKs |
| Suspend Mode Wake-up Time | t _{SUS-} | SYSCLK = HFOSC0 | _ | 170 | _ | ns |
| | PENDWK | CLKDIV = 0x00 | | | | |
| Snooze Mode Wake-up Time | t _{SLEEPWK} | SYSCLK = HFOSC0 | — | 12 | — | μs |
| | | CLKDIV = 0x00 | | | | |

4.1.6 Internal Oscillators

Table 4.6. Internal Oscillators

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit | | |
|--------------------------------------|---------------------------|-----------------------------------|-----------------------------|------|------|--------|--|--|
| High Frequency Oscillator 0 (24.5 | MHz) | | | | | | | |
| Oscillator Frequency | f _{HFOSC0} | Full Temperature and Supply Range | 24 | 24.5 | 25 | MHz | | |
| Power Supply Sensitivity | PSS _{HFOS} C0 | T _A = 25 °C | _ | 0.5 | _ | %/V | | |
| Temperature Sensitivity | TS _{HFOSC0} | V _{DD} = 3.0 V | _ | 40 | _ | ppm/°C | | |
| High Frequency Oscillator 1 (72 MHz) | | | | | | | | |
| Oscillator Frequency | f _{HFOSC1} | Full Temperature and Supply Range | 70.5 | 72 | 73.5 | MHz | | |
| Power Supply Sensitivity | PSS _{HFOS} C1 | T _A = 25 °C | _ | 300 | _ | ppm/V | | |
| Temperature Sensitivity | TS _{HFOSC1} | V _{DD} = 3.0 V | _ | 103 | — | ppm/°C | | |
| Low Frequency Oscillator (80 kHz | z) | | | | | | | |
| Oscillator Frequency | f _{LFOSC} | Full Temperature and Supply Range | 75 | 80 | 85 | kHz | | |
| Power Supply Sensitivity | PSS _{LFOSC} | T _A = 25 °C — 0.09 | | 0.05 | — | %/V | | |
| Temperature Sensitivity | TS _{LFOSC} | V _{DD} = 3.0 V | V _{DD} = 3.0 V — 6 | | — | ppm/°C | | |

Table 4.9. ADC

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit | |
|----------------------------------|-------------------|------------------------|---------------------|------|----------------------------|------|--|
| Resolution | N _{bits} | 14 Bit Mode | | 14 | | Bits | |
| | | 12 Bit Mode | | 12 | | Bits | |
| | | 10 Bit Mode | | 10 | | | |
| Throughput Rate | f _S | 14 Bit Mode | — | _ | 900 | ksps | |
| (High Speed Mode) | | 12 Bit Mode | _ | _ | 1 | Msps | |
| | | 10 Bit Mode | — | — | 1.125 | Msps | |
| Throughput Rate | f _S | 14 Bit Mode | — | — | 320 | ksps | |
| (Low Power Mode) | | 12 Bit Mode | — | _ | 340 | ksps | |
| | | 10 Bit Mode | — | — | 360 | ksps | |
| Tracking Time | t _{TRK} | High Speed Mode | 217.8 ¹ | — | _ | ns | |
| | | Low Power Mode | 450 | _ | _ | ns | |
| Power-On Time | t _{PWR} | | 1.2 | _ | _ | μs | |
| SAR Clock Frequency | f _{SAR} | High Speed Mode | _ | _ | 18.36 | MHz | |
| | | Low Power Mode | _ | _ | 12.25 | MHz | |
| Conversion Time ² | t _{CNV} | 14-Bit Conversion, | oversion, 0.8 | | 1 | μs | |
| | | SAR Clock =18 MHz, | | | | | |
| | | System Clock = 72 MHz. | | | | | |
| | | 12-Bit Conversion, | | 0.7 | | | |
| | | SAR Clock =18 MHz, | | | | | |
| | | System Clock = 72 MHz. | | | | | |
| | | 10-Bit Conversion, | | 0.59 | | μs | |
| | | SAR Clock =18 MHz, | | | | | |
| | | System Clock = 72 MHz. | | | | | |
| Sample/Hold Capacitor | C _{SAR} | Gain = 1 | _ | 5.2 | _ | pF | |
| | | Gain = 0.75 | _ | 3.9 | _ | pF | |
| | | Gain = 0.5 | — | 2.6 | _ | pF | |
| | | Gain = 0.25 | _ | 1.3 | _ | pF | |
| Input Pin Capacitance | C _{IN} | High Quality Input | _ | 20 | _ | pF | |
| | | Normal Input — | | 20 | — | pF | |
| Input Mux Impedance | R _{MUX} | High Quality Input | — | 330 | _ | Ω | |
| | | Normal Input | _ | 550 | — | Ω | |
| Voltage Reference Range | V _{REF} | | 1 — V _{IO} | | V | | |
| Input Voltage Range ³ | V _{IN} | | 0 | _ | V _{REF} / Gain | V | |

4.1.15 Port I/O

Table 4.15. Port I/O

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|-----------------|---|-----------------------|-----|-----------------------|------|
| Output High Voltage (High Drive) | V _{OH} | I_{OH} = -7 mA, $V_{IO} \ge 3.0$ V | V _{IO} - 0.7 | _ | _ | V |
| | | I_{OH} = -3.3 mA, 2.2 V ≤ V_{IO} < 3.0 V | V _{IO} x 0.8 | _ | - | V |
| | | I_{OH} = -1.8 mA, 1.71 V \leq V _{IO} < 2.2 V | | | | |
| Output Low Voltage (High Drive) | V _{OL} | I _{OL} = 13.5 mA, V _{IO} ≥ 3.0 V | | — | 0.6 | V |
| | | I_{OL} = 7 mA, 2.2 V ≤ V_{IO} < 3.0 V | — | _ | V _{IO} x 0.2 | V |
| | | I_{OL} = 3.6 mA, 1.71 V \leq V _{IO} < 2.2 V | | | | |
| Output High Voltage (Low Drive) | V _{OH} | I _{OH} = -4.75 mA, V _{IO} ≥ 3.0 V | V _{IO} - 0.7 | _ | — | V |
| | | I_{OH} = -2.25 mA, 2.2 V ≤ V _{IO} < 3.0 V | V _{IO} x 0.8 | _ | — | V |
| | | I_{OH} = -1.2 mA, 1.71 V \leq V _{IO} < 2.2 V | | | | |
| Output Low Voltage (Low Drive) | V _{OL} | I _{OL} = 6.5 mA, V _{IO} ≥ 3.0 V | — | _ | 0.6 | V |
| | | I_{OL} = 3.5 mA, 2.2 V ≤ V_{IO} < 3.0 V | — | _ | V _{IO} x 0.2 | V |
| | | I_{OL} = 1.8 mA, 1.71 V \leq V _{IO} < 2.2 V | | | | |
| Input High Voltage | VIH | | 0.7 x | _ | — | V |
| | | | V _{IO} | | | |
| Input Low Voltage | VIL | | _ | | 0.3 x | V |
| | | | | | V _{IO} | |
| Pin Capacitance | C _{IO} | | | 7 | _ | pF |
| Weak Pull-Up Current | I _{PU} | V _{DD} = 3.6 | -30 | -20 | -10 | μA |
| (V _{IN} = 0 V) | | | | | | |
| Input Leakage (Pullups off or Ana- log) | I _{LK} | $GND < V_{IN} < V_{IO}$ | -1.1 | _ | 4 | μΑ |
| Input Leakage Current with VIN | I _{LK} | $V_{IO} < V_{IN} < V_{IO} + 2.5 V$ | 0 | 5 | 150 | μA |
| anove AIO | | Any pin except P3.0, P3.1, P3.2, or P3.3 | | | | |

4.3 Absolute Maximum Ratings

Stresses above those listed in Table 4.19 Absolute Maximum Ratings on page 30 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.19. Absolute Maximum Ratings

| Parameter | Symbol | Test Condition | Min | Мах | Unit |
|--|-------------------|-----------------------------------|---------|----------------------|------|
| Ambient Temperature Under Bias | T _{BIAS} | | -55 | 125 | °C |
| Storage Temperature | T _{STG} | | -65 | 150 | °C |
| Voltage on VDD | V _{DD} | | GND-0.3 | 4.2 | V |
| Voltage on VIO ² | V _{IO} | | GND-0.3 | V _{DD} +0.3 | V |
| Voltage on I/O pins or RSTb, excluding | V _{IN} | V _{IO} > 3.3 V | GND-0.3 | 5.8 | V |
| P3.0-P3.3 (QFN32 and QFP32) | | V _{IO} < 3.3 V | GND-0.3 | V _{IO} +2.5 | V |
| Voltage on P2.0-P2.3 (QFN24 and QSOP24) or P3.0-P3.3 (QFN32 and QFP32) | V _{IN} | | GND-0.3 | V _{DD} +0.3 | V |
| Total Current Sunk into Supply Pin | I _{VDD} | | — | 400 | mA |
| Total Current Sourced out of Ground Pin | I _{GND} | | 400 | _ | mA |
| Current Sourced or Sunk by any I/O Pin or RSTb | I _{IO} | | -100 | 100 | mA |
| Operating Junction Temperature | TJ | T _A = -40 °C to 105 °C | -40 | 130 | °C |
| | - | · | | | |

Note:

1. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. In certain package configurations, the VIO and VDD supplies are bonded to the same pin.

5. Typical Connection Diagrams

5.1 Power

Figure 5.1 Power Connection Diagram on page 31 shows a typical connection diagram for the power pins of the device.



Figure 5.1. Power Connection Diagram

5.2 Debug

The diagram below shows a typical connection diagram for the debug connections pins. The pin sharing resistors are only required if the functionality on the C2D (a GPIO pin) and the C2CK (RSTb) is routed to external circuitry. For example, if the RSTb pin is connected to an external switch with debouncing filter or if the GPIO sharing with the C2D pin is connected to an external circuit, the pin sharing resistors and connections to the debug adapter must be placed on the hardware. Otherwise, these components and connections can be omitted.

For more information on debug connections, see the example schematics and information available in AN127: "Pin Sharing Techniques for the C2 Interface." Application notes can be found on the Silicon Labs website (http://www.silabs.com/8bit-appnotes) or in Simplicity Studio.



Figure 5.2. Debug Connection Diagram

5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN203: "8-bit MCU Printed Circuit Board Design Notes" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 29 | P0.4 | Multifunction I/O | Yes | P0MAT.4 | ADC0.2 |
| | | | | INT0.4 | CMP0P.2 |
| | | | | INT1.4 | CMP0N.2 |
| | | | | UART0_TX | |
| | | | | CLU0A.10 | |
| | | | | CLU1A.8 | |
| | | | | CLU3B.10 | |
| 30 | P0.3 | Multifunction I/O | Yes | P0MAT.3 | XTAL2 |
| | | | | EXTCLK | |
| | | | | INT0.3 | |
| | | | | INT1.3 | |
| | | | | CLU0B.9 | |
| | | | | CLU2B.9 | |
| | | | | CLU3A.9 | |
| 31 | P0.2 | Multifunction I/O | Yes | P0MAT.2 | XTAL1 |
| | | | | INT0.2 | ADC0.1 |
| | | | | INT1.2 | CMP0P.1 |
| | | | | CLU0OUT | CMP0N.1 |
| | | | | CLU0A.9 | |
| | | | | CLU2B.8 | |
| | | | | CLU3A.8 | |
| 32 | P0.1 | Multifunction I/O | Yes | P0MAT.1 | ADC0.0 |
| | | | | INT0.1 | CMP0P.0 |
| | | | | INT1.1 | CMP0N.0 |
| | | | | CLU0B.8 | AGND |
| | | | | CLU2A.9 | |
| | | | | CLU3B.9 | |
| Center | GND | Ground | | | |

| Pin | Pin Name | Description | Crossbar Capability | Additional Digital | Analog Functions |
|--------|----------|---------------------|---------------------|--------------------|------------------|
| Number | | | | | |
| 6 | P3.7 / | Multifunction I/O / | | | |
| | C2D | C2 Debug Data | | | |
| 7 | P3.3 | Multifunction I/O | | | DAC3 |
| 8 | P3.2 | Multifunction I/O | | | DAC2 |
| 9 | P3.1 | Multifunction I/O | | | DAC1 |
| 10 | P3.0 | Multifunction I/O | | | DAC0 |
| 11 | P2.6 | Multifunction I/O | | | ADC0.19 |
| | | | | | CMP1P.8 |
| | | | | | CMP1N.8 |
| 12 | P2.5 | Multifunction I/O | | CLU3OUT | ADC0.18 |
| | | | | | CMP1P.7 |
| | | | | | CMP1N.7 |
| 13 | P2.4 | Multifunction I/O | | | ADC0.17 |
| | | | | | CMP1P.6 |
| | | | | | CMP1N.6 |
| 14 | P2.3 | Multifunction I/O | Yes | P2MAT.3 | ADC0.16 |
| | | | | CLU1B.15 | CMP1P.5 |
| | | | | CLU2B.15 | CMP1N.5 |
| | | | | CLU3A.15 | |
| 15 | P2.2 | Multifunction I/O | Yes | P2MAT.2 | ADC0.15 |
| | | | | CLU2OUT | CMP1P.4 |
| | | | | CLU1A.15 | CMP1N.4 |
| | | | | CLU2B.14 | |
| | | | | CLU3A.14 | |
| 16 | P2.1 | Multifunction I/O | Yes | P2MAT.1 | ADC0.14 |
| | | | | I2C0_SCL | CMP1P.3 |
| | | | | CLU1B.14 | CMP1N.3 |
| | | | | CLU2A.15 | |
| | | | | CLU3B.15 | |
| 17 | P2.0 | Multifunction I/O | Yes | P2MAT.0 | CMP1P.2 |
| | | | | I2C0_SDA | CMP1N.2 |
| | | | | CLU1A.14 | |
| | | | | CLU2A.14 | |
| | | | | CLU3B.14 | |

| Pin | Pin Name | Description | Crossbar Capability | Additional Digital | Analog Functions |
|--------|----------|-------------------|---------------------|--------------------|------------------|
| Number | | | | Functions | |
| 18 | P1.7 | Multifunction I/O | Yes | P1MAT.7 | ADC0.13 |
| | | | | CLU0B.15 | CMP0P.9 |
| | | | | CLU1B.13 | CMP0N.9 |
| | | | | CLU2A.13 | |
| 19 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.12 |
| | | | | CLU0A.15 | |
| | | | | CLU1B.12 | |
| | | | | CLU2A.12 | |
| 20 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.11 |
| | | | | CLU0B.14 | |
| | | | | CLU1A.13 | |
| | | | | CLU2B.13 | |
| 21 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.10 |
| | | | | CLU0A.14 | |
| | | | | CLU1A.12 | |
| | | | | CLU2B.12 | |
| 22 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | ADC0.9 |
| | | | | CLU0B.13 | |
| | | | | CLU1B.11 | |
| | | | | CLU2B.11 | |
| | | | | CLU3A.13 | |
| 23 | P1.2 | Multifunction I/O | Yes | P1MAT.2 | ADC0.8 |
| | | | | CLU0A.13 | CMP0P.8 |
| | | | | CLU1A.11 | CMP0N.8 |
| | | | | CLU2B.10 | |
| | | | | CLU3A.12 | |
| 24 | P1.1 | Multifunction I/O | Yes | P1MAT.1 | ADC0.7 |
| | | | | CLU0B.12 | CMP0P.7 |
| | | | | CLU1B.10 | CMP0N.7 |
| | | | | CLU2A.11 | |
| | | | | CLU3B.13 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions | | | | |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|--|--|--|--|
| 24 | P0.4 | Multifunction I/O | Yes | P0MAT.4 | ADC0.2 | | | | |
| | | | | INT0.4 | CMP0P.2 | | | | |
| | | | | INT1.4 | CMP0N.2 | | | | |
| | | | | UART0_TX | | | | | |
| | | | | CLU0A.10 | | | | | |
| | | | | CLU1A.8 | | | | | |
| | | | | CLU3B.10 | | | | | |

8. QFP32 Package Specifications

8.1 QFP32 Package Dimensions



Figure 8.1. QFP32 Package Drawing

Table 8.1. QFP32 Package Dimensions

| Dimension | Min | Тур | Мах | | | | | |
|------------|----------|----------|------|--|--|--|--|--|
| A | — | — | 1.20 | | | | | |
| A1 | 0.05 | — | 0.15 | | | | | |
| A2 | 0.95 | 1.00 | 1.05 | | | | | |
| b | 0.30 | 0.37 | 0.45 | | | | | |
| с | 0.09 | _ | 0.20 | | | | | |
| D | 9.00 BSC | | | | | | | |
| D1 | 7.00 BSC | | | | | | | |
| . 0.80 BSC | | | | | | | | |
| E 9.00 BSC | | | | | | | | |
| E1 | | 7.00 BSC | | | | | | |
| L | 0.50 | 0.60 | 0.70 | | | | | |

| Dimension | Min | Тур | Мах | | | | | |
|-----------|------|------|------------|--|--|--|--|--|
| ааа | | 0.20 | | | | | | |
| bbb | 0.20 | | | | | | | |
| ссс | 0.10 | | | | | | | |
| ddd | | 0.20 | | | | | | |
| theta | 0° | 3.5° | 7 ° | | | | | |
| Note: | • | | | | | | | |

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MS-026.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

| | 6.2 EFM8LB1x-QFP32 Pin Definitions | | | | | | | | | | | | | | | | .38 |
|----|-------------------------------------|---|-----|-----|---|-----|-----|---|---|---|---|---|---|---|---|---|-----|
| | 6.3 EFM8LB1x-QFN24 Pin Definitions | | | | | | | | | | | | | | | | .43 |
| | 6.4 EFM8LB1x-QSOP24 Pin Definitions | | | | | | | | | | • | | | | | | .48 |
| 7. | . QFN32 Package Specifications. | | | | | | | | | | | | | | | | 53 |
| | 7.1 QFN32 Package Dimensions | | | | | | | | | | | | | | | | .53 |
| | 7.2 QFN32 PCB Land Pattern | | | | | | | | | | | | | | | | .55 |
| | 7.3 QFN32 Package Marking | | | | | | | | | | | | | | | | .56 |
| 8 | OFP32 Package Specifications | | | | | | | | | | | | | | | | 57 |
| 0. | 8 1 OEP32 Package Dimensions | • | ••• | • • | • | ••• | • • | • | • | • | • | • | • | • | • | • | 57 |
| | 8.2 QEP32 PCB Land Pattern | • | | • • | • | | • • | • | • | • | • | • | • | • | • | • | .07 |
| | 8.3 OFP32 Package Marking | • | | • • | • | | • • | • | • | • | • | • | • | • | • | • | .00 |
| • | | • | | • • | • | | • • | • | • | • | • | • | • | • | • | • | .00 |
| 9. | | • | ••• | • • | • | ••• | • • | • | • | • | • | • | • | • | • | • | 61 |
| | 9.1 QFN24 Package Dimensions | • | | • • | • | • • | • • | • | • | • | • | • | • | • | • | • | .01 |
| | 9.2 QFN24 PCB Land Pattern | • | | • • | • | | | · | • | • | • | • | • | • | • | · | .03 |
| | | • | | • • | • | | | · | • | • | • | • | • | • | • | · | .04 |
| 10 | 0. QSOP24 Package Specifications | • | ••• | • • | • | ••• | • • | • | · | · | • | • | • | • | • | · | 65 |
| | 10.1 QSOP24 Package Dimensions | • | | | • | | | · | • | • | • | • | • | • | • | · | .65 |
| | 10.2 QSOP24 PCB Land Pattern | • | | | • | | | • | • | • | • | • | • | • | • | • | .67 |
| | 10.3 QSOP24 Package Marking | • | | | • | | | • | • | • | • | • | • | • | • | • | .68 |
| 11 | 1. Revision History | • | | | • | | | • | • | • | • | • | • | • | • | • | 69 |
| | 11.1 Revision 1.01 | • | | | | | | | | | • | | | | | | .69 |
| | 11.2 Revision 1.0 | • | | | | | | | | | • | | | | | | .69 |
| | 11.3 Revision 0.5 | • | | | | | | | | | • | | | | | | .69 |
| | 11.4 Revision 0.4 | • | | | | | | | | | • | | | | | | .69 |
| | 11.5 Revision 0.3 | • | | | | | | | | | • | • | | | | | .69 |
| | 11.6 Revision 0.1 | • | | | | | | | | | • | | • | | | | .69 |
| Та | able of Contents | | | | | | | | | | | | | | | | 70 |