

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 72MHz |
| Connectivity | I ² C, SMBus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 20 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 3.6V |
| Data Converters | A/D 12x14b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-VFQFN Exposed Pad |
| Supplier Device Package | 24-QFN (3x3) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8lb11f16es0-b-qfn24r |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Feature List

The EFM8LB1 device family are fully integrated, mixed-signal system-on-a-chip MCUs. Highlighted features are listed below.

- Core:
 - Pipelined CIP-51 Core
 - · Fully compatible with standard 8051 instruction set
 - 70% of instructions execute in 1-2 clock cycles
 - 72 MHz maximum operating frequency
- Memory:
 - Up to 64 kB flash memory (63 kB user-accessible), in-system re-programmable from firmware in 512-byte sectors
 - Up to 4352 bytes RAM (including 256 bytes standard 8051 RAM and 4096 bytes on-chip XRAM)
- · Power:
 - Internal LDO regulator for CPU core voltage
 - · Power-on reset circuit and brownout detectors
- I/O: Up to 29 total multifunction I/O pins:
 - Up to 25 pins 5 V tolerant under bias
 - Selectable state retention through reset events
 - · Flexible peripheral crossbar for peripheral routing
 - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- · Clock Sources:
 - Internal 72 MHz oscillator with accuracy of ±2%
 - Internal 24.5 MHz oscillator with ±2% accuracy
 - · Internal 80 kHz low-frequency oscillator
 - External CMOS clock option
 - External crystal/RC oscillator (up to 25 MHz)

- Analog:
 - 14/12/10-Bit Analog-to-Digital Converter (ADC)
 - Internal calibrated temperature sensor (±3 °C)
 - 4 x 12-Bit Digital-to-Analog Converters (DAC)
 - 2 x Low-current analog comparators with adjustable reference
- Communications and Digital Peripherals:
 - 2 x UART, up to 3 Mbaud
 - SPI™ Master / Slave, up to 12 Mbps
 - SMBus™/I2C™ Master / Slave, up to 400 kbps
 - I²C High-Speed Slave, up to 3.4 Mbps
 - 16-bit CRC unit, supporting automatic CRC of flash at 256byte boundaries
 - 4 Configurable Logic Units
- · Timers/Counters and PWM:
 - 6-channel Programmable Counter Array (PCA) supporting PWM, capture/compare, and frequency output modes
 - 6 x 16-bit general-purpose timers
 - Independent watchdog timer, clocked from the low frequency oscillator
- On-Chip, Non-Intrusive Debugging
 - · Full memory and register inspection
 - Four hardware breakpoints, single-stepping
- Pre-programmed UART or SMBus bootloader

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8LB1 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing nonvolatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Device operation is specified from 2.2 V up to a 3.6 V supply. Devices are AEC-Q100 qualified (pending) and available in 4x4 mm 32-pin QFN, 3x3 mm 24-pin QFN, 32-pin QFP, or 24-pin QSOP packages. All package options are lead-free and RoHS compliant.

3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

| Power Mode | Details | Mode Entry | Wake-Up Sources |
|------------|--|---|--|
| Normal | Core and all peripherals clocked and fully operational | | |
| ldle | Core halted All peripherals clocked and fully operational Code resumes execution on wake event | Set IDLE bit in PCON0 | Any interrupt |
| Suspend | Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulator in normal bias mode for fast wake Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event | Switch SYSCLK to HFOSC0 Set SUSPEND bit in PCON1 | Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event |
| Stop | All internal power nets shut down Pins retain state Exit on any reset source | 1. Clear STOPCF bit in REG0CN 2. Set STOP bit in PCON0 | Any reset source |
| Snooze | Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulator in low bias current mode for energy savings Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event | Switch SYSCLK to HFOSC0 Set SNOOZE bit in PCON1 | Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event |
| Shutdown | All internal power nets shut down Pins retain state Exit on pin or power-on reset | 1. Set STOPCF bit in REG0CN 2. Set STOP bit in PCON0 | RSTb pin resetPower-on reset |

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P2.3 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P2.4 to P3.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P3.0 or P3.7, depending on the package option.

The port control block offers the following features:

- Up to 29 multi-functions I/O pins, supporting digital and analog functions.
- · Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each port.
- State retention feature allows pins to retain configuration through most reset sources.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- Up to 24 direct-pin interrupt sources with shared interrupt vector (Port Match).

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

The clock control system offers the following features:

- Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
- 72 MHz internal oscillator (HFOSC1), accurate to ±2% over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- External RC, CMOS, and high-frequency crystal clock options (EXTCLK).
- · Clock divider with eight settings for flexible clock scaling:
 - Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.
 - HFOSC0 and HFOSC1 include 1.5x pre-scalers for further flexibility.

3.5 Counters/Timers and PWM

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base
- Programmable clock divisor and clock source selection
- · Up to six independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- Output polarity control
- Frequency output mode
- · Capture on rising, falling or any edge
- · Compare function for arbitrary waveform generation
- · Software timer (internal compare) mode
- · Can accept hardware "kill" signal from comparator 0 or comparator 1

Timers (Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, and Timer 5)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- · 8-bit auto-reload counter/timer mode
- 13-bit counter/timer mode
- 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2, Timer 3, Timer 4, and Timer 5 are 16-bit timers including the following features:

- · Clock sources for all timers include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8
- · LFOSC0 divided by 8 may be used to clock Timer 3 and Timer 4 in active or suspend/snooze power modes
- Timer 4 is a low-power wake source, and can be chained together with Timer 3
- 16-bit auto-reload timer mode
- Dual 8-bit auto-reload timer mode
- · External pin capture
- LFOSC0 capture
- Comparator 0 capture
- Configurable Logic output capture

Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

The Watchdog Timer has the following features:

- · Programmable timeout interval
- · Runs from the low-frequency oscillator
- · Lock-out feature to prevent any modification until a system reset

3.6 Communications and Other Digital Peripherals

Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- · Asynchronous transmissions and receptions.
- · Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 8- or 9-bit data.
- Automatic start and stop generation.
- · Single-byte FIFO on transmit and receive.

Universal Asynchronous Receiver/Transmitter (UART1)

UART1 is an asynchronous, full duplex serial port offering a variety of data formatting options. A dedicated baud rate generator with a 16-bit timer and selectable prescaler is included, which can generate a wide range of baud rates. A received data FIFO allows UART1 to receive multiple bytes before data is lost and an overflow occurs.

UART1 provides the following features:

- · Asynchronous transmissions and receptions
- Dedicated baud rate generator supports baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive)
- 5, 6, 7, 8, or 9 bit data
- Automatic start and stop generation
- Automatic parity generation and checking
- · Single-byte buffer on transmit and receive
- Auto-baud detection
- · LIN break and sync field detection
- CTS / RTS hardware flow control

Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disable to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

- Supports 3- or 4-wire master or slave modes
- · Supports external clock frequencies up to 12 Mbps in master or slave mode
- · Support for all clock phase and polarity modes
- 8-bit programmable clock rate (master)
- Programmable receive timeout (slave)
- · Two byte FIFO on transmit and receive
- · Can operate in suspend or snooze modes and wake the CPU on reception of a byte
- · Support for multiple masters on the same data lines

System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus.

The SMBus module includes the following features:

- · Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds
- · Support for master, slave, and multi-master modes
- Hardware synchronization and arbitration for multi-master mode
- · Clock low extending (clock stretching) to interface with faster masters
- · Hardware support for 7-bit slave and general call address recognition
- Firmware support for 10-bit slave address decoding
- · Ability to inhibit all slave states
- Programmable data setup/hold times
- · Transmit and receive FIFOs (one byte) to help increase throughput in faster applications

3.10 Bootloader

All devices come pre-programmed with a UART0 bootloader or an SMBus bootloader. These bootloaders reside in the code security page, which is the last page of code flash; they can be erased if they are not needed.

The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the bootloader in the system. Any other value in this location indicates that the bootloader is not present in flash.

When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The bootloader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader is not present, the device will jump to the reset vector of 0x0000 after any reset.

More information about the bootloader protocol and usage can be found in *AN945: EFM8 Factory Bootloader User Guide*. Application notes can be found on the Silicon Labs website (www.silabs.com/8bit-appnotes) or within Simplicity Studio by using the [Application Notes] tile.




Figure 3.2. Flash Memory Map with Bootloader - 62.5 KB Devices

| Table 3.2. | Summary | of Pins fo | or Bootloader | Communication |
|------------|---------|------------|---------------|---------------|
|------------|---------|------------|---------------|---------------|

| Bootloader | Pins for Bootload Communication |
|------------|---------------------------------|
| UART | TX – P0.4 |
| | RX – P0.5 |
| SMBus | P0.2 – SDA ¹ |
| | P0.3 – SCL ¹ |

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|------------------------------------|---------------------|-----------------------------------|-------------------|------------|------------------|--------|
| Power Supply Rejection Ratio | PSRR _{ADC} | At 1 kHz | _ | 66 | _ | dB |
| | | At 1 MHz | _ | 43 | _ | dB |
| DC Performance | · | | · | | | |
| Integral Nonlinearity | INL | 14 Bit Mode | -3.5 ⁴ | -1.2 / +5 | 8.5 ⁴ | LSB |
| | | 12 Bit Mode | -1.9 | -0.35 / +1 | 1.9 | LSB |
| | | 10 Bit Mode | -0.6 | ±0.2 | 0.6 | LSB |
| Differential Nonlinearity (Guaran- | DNL | 14 Bit Mode | -14 | ±1 | 2.5 ⁴ | LSB |
| teed Monotonic) | | 12 Bit Mode | -0.9 | ±0.3 | 0.9 | LSB |
| | | 10 Bit Mode | -0.5 | ±0.2 | 0.5 | LSB |
| Offset Error ⁵ | E _{OFF} | 14 Bit Mode | -84 | -2.5 | 84 | LSB |
| | | 12 Bit Mode | -2 | 0 | 2 | LSB |
| | | 10 Bit Mode | -1 | 0 | 1 | LSB |
| Offset Temperature Coefficient | TC _{OFF} | | _ | 0.011 | _ | LSB/°C |
| Slope Error | E _M | 14 Bit Mode | -15 ⁴ | _ | 15 ⁴ | LSB |
| | | 12 Bit Mode | -2.6 | _ | 2.6 | LSB |
| | | 10 Bit Mode | -1.1 | _ | 1.1 | LSB |
| Dynamic Performance 10 kHz Si | ne Wave Inp | ut 1 dB below full scale, Max thr | oughput, usin | g AGND pin | | |
| Signal-to-Noise | SNR | 14 Bit Mode | 66 ⁴ | 72 | _ | dB |
| | | 12 Bit Mode | 64 | 68 | _ | dB |
| | | 10 Bit Mode | 59 | 61 | _ | dB |
| Signal-to-Noise Plus Distortion | SNDR | 14 Bit Mode | 66 ⁴ | 72 | _ | dB |
| | | 12 Bit Mode | 64 | 68 | | dB |
| | | 10 Bit Mode | 59 | 61 | _ | dB |
| Total Harmonic Distortion (Up to | THD | 14 Bit Mode | _ | -74 | _ | dB |
| 5th Harmonic) | | 12 Bit Mode | | -72 | _ | dB |
| | | 10 Bit Mode | _ | -69 | _ | dB |
| Spurious-Free Dynamic Range | SFDR | 14 Bit Mode | | 74 | _ | dB |
| | | 12 Bit Mode | _ | 74 | _ | dB |
| | | 10 Bit Mode | _ | 71 | _ | dB |

Note:

1. This time is equivalent to four periods of a clock running at 18 MHz + 2%.

2. Conversion Time does not include Tracking Time. Total Conversion Time is:

Total Conversion Time = [RPT × (ADTK + NUMBITS + 1) × T(SARCLK)] + (T(ADCCLK) × 4)

where RPT is the number of conversions represented by the ADRPT field and ADCCLK is the clock selected for the ADC.

3. Absolute input pin voltage is limited by the $\ensuremath{\mathsf{V}_{\mathsf{IO}}}$ supply.

4. Measured with characterization data and not production tested.

5. The offset is determined using curve fitting since the specification is measured using linear search where the intercept is always positive.

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|-----------------------------------|--------------------|------------------------|-------|------|-----------------------|------|
| Negative Hysteresis | HYS _{CP-} | CPHYN = 00 | — | -1.5 | — | mV |
| Mode 3 (CPMD = 11) | | CPHYN = 01 | — | -4 | _ | mV |
| | | CPHYN = 10 | — | -8 | — | mV |
| | | CPHYN = 11 | — | -16 | — | mV |
| Input Range (CP+ or CP-) | V _{IN} | | -0.25 | _ | V _{IO} +0.25 | V |
| Input Pin Capacitance | C _{CP} | | — | 7.5 | — | pF |
| Internal Reference DAC Resolution | N _{bits} | | | 6 | 1 | bits |
| Common-Mode Rejection Ratio | CMRR _{CP} | | — | 70 | _ | dB |
| Power Supply Rejection Ratio | PSRR _{CP} | | — | 72 | _ | dB |
| Input Offset Voltage | V _{OFF} | T _A = 25 °C | -10 | 0 | 10 | mV |
| Input Offset Tempco | TC _{OFF} | | _ | 3.5 | _ | μV/° |

4.1.14 Configurable Logic

Table 4.14. Configurable Logic

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--------------------|------------------|------------------------------|-----|-----|-------|------|
| Propagation Delay | t _{DLY} | Through single CLU | _ | — | 35.3 | ns |
| | | Using an external pin | | | | |
| | | Through single CLU | _ | 3 | _ | ns |
| | | Using an internal connection | | | | |
| Clocking Frequency | F _{CLK} | 1 or 2 CLUs Cascaded | — | — | 73.5 | MHz |
| | | 3 or 4 CLUs Cascaded | | | 36.75 | MHz |

4.3 Absolute Maximum Ratings

Stresses above those listed in Table 4.19 Absolute Maximum Ratings on page 30 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.19. Absolute Maximum Ratings

| Parameter | Symbol | Test Condition | Min | Мах | Unit |
|--|-------------------|-----------------------------------|---------|----------------------|------|
| Ambient Temperature Under Bias | T _{BIAS} | | -55 | 125 | °C |
| Storage Temperature | T _{STG} | | -65 | 150 | °C |
| Voltage on VDD | V _{DD} | | GND-0.3 | 4.2 | V |
| Voltage on VIO ² | V _{IO} | | GND-0.3 | V _{DD} +0.3 | V |
| Voltage on I/O pins or RSTb, excluding | | V _{IO} > 3.3 V | GND-0.3 | 5.8 | V |
| P2.0-P2.3 (QFN24 and QSOP24) or P3.0-P3.3 (QFN32 and QFP32) | | V _{IO} < 3.3 V | GND-0.3 | V _{IO} +2.5 | V |
| Voltage on P2.0-P2.3 (QFN24 and QSOP24) or P3.0-P3.3 (QFN32 and QFP32) | V _{IN} | | GND-0.3 | V _{DD} +0.3 | V |
| Total Current Sunk into Supply Pin | I _{VDD} | | _ | 400 | mA |
| Total Current Sourced out of Ground Pin | I _{GND} | | 400 | _ | mA |
| Current Sourced or Sunk by any I/O Pin or RSTb | I _{IO} | | -100 | 100 | mA |
| Operating Junction Temperature | TJ | T _A = -40 °C to 105 °C | -40 | 130 | °C |

Note:

1. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. In certain package configurations, the VIO and VDD supplies are bonded to the same pin.

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 15 | P2.2 | Multifunction I/O | Yes | P2MAT.2 | ADC0.15 |
| | | | | CLU2OUT | CMP1P.4 |
| | | | | CLU1A.15 | CMP1N.4 |
| | | | | CLU2B.14 | |
| | | | | CLU3A.14 | |
| 16 | P2.1 | Multifunction I/O | Yes | P2MAT.1 | ADC0.14 |
| | | | | I2C0_SCL | CMP1P.3 |
| | | | | CLU1B.14 | CMP1N.3 |
| | | | | CLU2A.15 | |
| | | | | CLU3B.15 | |
| 17 | P2.0 | Multifunction I/O | Yes | P2MAT.0 | CMP1P.2 |
| | | | | I2C0_SDA | CMP1N.2 |
| | | | | CLU1A.14 | |
| | | | | CLU2A.14 | |
| | | | | CLU3B.14 | |
| 18 | P1.7 | Multifunction I/O | Yes | P1MAT.7 | ADC0.13 |
| | | | | CLU0B.15 | CMP0P.9 |
| | | | | CLU1B.13 | CMP0N.9 |
| | | | | CLU2A.13 | |
| 19 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.12 |
| | | | | CLU0A.15 | |
| | | | | CLU1B.12 | |
| | | | | CLU2A.12 | |
| 20 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.11 |
| | | | | CLU0B.14 | |
| | | | | CLU1A.13 | |
| | | | | CLU2B.13 | |
| 21 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.10 |
| | | | | CLU0A.14 | |
| | | | | CLU1A.12 | |
| | | | | CLU2B.12 | |
| 22 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | ADC0.9 |
| | | | | CLU0B.13 | |
| | | | | CLU1B.11 | |
| | | | | CLU2B.11 | |
| | | | | CLU3A.13 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 23 | P1.2 | Multifunction I/O | Yes | P1MAT.2 | ADC0.8 |
| | | | | CLU0A.13 | CMP0P.8 |
| | | | | CLU1A.11 | CMP0N.8 |
| | | | | CLU2B.10 | |
| | | | | CLU3A.12 | |
| 24 | P1.1 | Multifunction I/O | Yes | P1MAT.1 | ADC0.7 |
| | | | | CLU0B.12 | CMP0P.7 |
| | | | | CLU1B.10 | CMP0N.7 |
| | | | | CLU2A.11 | |
| | | | | CLU3B.13 | |
| 25 | P1.0 | Multifunction I/O | Yes | P1MAT.0 | ADC0.6 |
| | | | | CLU1OUT | CMP0P.6 |
| | | | | CLU0A.12 | CMP0N.6 |
| | | | | CLU1A.10 | CMP1P.1 |
| | | | | CLU2A.10 | CMP1N.1 |
| | | | | CLU3B.12 | |
| 26 | P0.7 | Multifunction I/O | Yes | P0MAT.7 | ADC0.5 |
| | | | | INT0.7 | CMP0P.5 |
| | | | | INT1.7 | CMP0N.5 |
| | | | | CLU0B.11 | CMP1P.0 |
| | | | | CLU1B.9 | CMP1N.0 |
| | | | | CLU3A.11 | |
| 27 | P0.6 | Multifunction I/O | Yes | P0MAT.6 | ADC0.4 |
| | | | | CNVSTR | CMP0P.4 |
| | | | | INT0.6 | CMP0N.4 |
| | | | | INT1.6 | |
| | | | | CLU0A.11 | |
| | | | | CLU1B.8 | |
| | | | | CLU3A.10 | |
| 28 | P0.5 | Multifunction I/O | Yes | P0MAT.5 | ADC0.3 |
| | | | | INT0.5 | CMP0P.3 |
| | | | | INT1.5 | CMP0N.3 |
| | | | | UART0_RX | |
| | | | | CLU0B.10 | |
| | | | | CLU1A.9 | |
| | | | | CLU3B.11 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 29 | P0.4 | Multifunction I/O | Yes | P0MAT.4 | ADC0.2 |
| | | | | INT0.4 | CMP0P.2 |
| | | | | INT1.4 | CMP0N.2 |
| | | | | UART0_TX | |
| | | | | CLU0A.10 | |
| | | | | CLU1A.8 | |
| | | | | CLU3B.10 | |
| 30 | P0.3 | Multifunction I/O | Yes | P0MAT.3 | XTAL2 |
| | | | | EXTCLK | |
| | | | | INT0.3 | |
| | | | | INT1.3 | |
| | | | | CLU0B.9 | |
| | | | | CLU2B.9 | |
| | | | | CLU3A.9 | |
| 31 | P0.2 | Multifunction I/O | Yes | P0MAT.2 | XTAL1 |
| | | | | INT0.2 | ADC0.1 |
| | | | | INT1.2 | CMP0P.1 |
| | | | | CLU0OUT | CMP0N.1 |
| | | | | CLU0A.9 | |
| | | | | CLU2B.8 | |
| | | | | CLU3A.8 | |
| 32 | P0.1 | Multifunction I/O | Yes | P0MAT.1 | ADC0.0 |
| | | | | INT0.1 | CMP0P.0 |
| | | | | INT1.1 | CMP0N.0 |
| | | | | CLU0B.8 | AGND |
| | | | | CLU2A.9 | |
| | | | | CLU3B.9 | |
| Center | GND | Ground | | | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|---------------------|---------------------|---------------------------------|------------------|
| 6 | P3.7 / | Multifunction I/O / | | | |
| | C2D | C2 Debug Data | | | |
| 7 | P3.3 | Multifunction I/O | | | DAC3 |
| 8 | P3.2 | Multifunction I/O | | | DAC2 |
| 9 | P3.1 | Multifunction I/O | | | DAC1 |
| 10 | P3.0 | Multifunction I/O | | | DAC0 |
| 11 | P2.6 | Multifunction I/O | | | ADC0.19 |
| | | | | | CMP1P.8 |
| | | | | | CMP1N.8 |
| 12 | P2.5 | Multifunction I/O | | CLU3OUT | ADC0.18 |
| | | | | | CMP1P.7 |
| | | | | | CMP1N.7 |
| 13 | P2.4 | Multifunction I/O | | | ADC0.17 |
| | | | | | CMP1P.6 |
| | | | | | CMP1N.6 |
| 14 | P2.3 | Multifunction I/O | Yes | P2MAT.3 | ADC0.16 |
| | | | | CLU1B.15 | CMP1P.5 |
| | | | | CLU2B.15 | CMP1N.5 |
| | | | | CLU3A.15 | |
| 15 | P2.2 | Multifunction I/O | Yes | P2MAT.2 | ADC0.15 |
| | | | | CLU2OUT | CMP1P.4 |
| | | | | CLU1A.15 | CMP1N.4 |
| | | | | CLU2B.14 | |
| | | | | CLU3A.14 | |
| 16 | P2.1 | Multifunction I/O | Yes | P2MAT.1 | ADC0.14 |
| | | | | I2C0_SCL | CMP1P.3 |
| | | | | CLU1B.14 | CMP1N.3 |
| | | | | CLU2A.15 | |
| | | | | CLU3B.15 | |
| 17 | P2.0 | Multifunction I/O | Yes | P2MAT.0 | CMP1P.2 |
| | | | | I2C0_SDA | CMP1N.2 |
| | | | | CLU1A.14 | |
| | | | | CLU2A.14 | |
| | | | | CLU3B.14 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 18 | P1.7 | Multifunction I/O | Yes | P1MAT.7 | ADC0.13 |
| | | | | CLU0B.15 | CMP0P.9 |
| | | | | CLU1B.13 | CMP0N.9 |
| | | | | CLU2A.13 | |
| 19 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.12 |
| | | | | CLU0A.15 | |
| | | | | CLU1B.12 | |
| | | | | CLU2A.12 | |
| 20 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.11 |
| | | | | CLU0B.14 | |
| | | | | CLU1A.13 | |
| | | | | CLU2B.13 | |
| 21 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.10 |
| | | | | CLU0A.14 | |
| | | | | CLU1A.12 | |
| | | | | CLU2B.12 | |
| 22 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | ADC0.9 |
| | | | | CLU0B.13 | |
| | | | | CLU1B.11 | |
| | | | | CLU2B.11 | |
| | | | | CLU3A.13 | |
| 23 | P1.2 | Multifunction I/O | Yes | P1MAT.2 | ADC0.8 |
| | | | | CLU0A.13 | CMP0P.8 |
| | | | | CLU1A.11 | CMP0N.8 |
| | | | | CLU2B.10 | |
| | | | | CLU3A.12 | |
| 24 | P1.1 | Multifunction I/O | Yes | P1MAT.1 | ADC0.7 |
| | | | | CLU0B.12 | CMP0P.7 |
| | | | | CLU1B.10 | CMP0N.7 |
| | | | | CLU2A.11 | |
| | | | | CLU3B.13 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 12 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.10 |
| | | | | CLU2OUT | CMP1P.4 |
| | | | | CLU0B.14 | CMP1N.4 |
| | | | | CLU1A.13 | |
| | | | | CLU2B.13 | |
| 13 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.9 |
| | | | | I2C0_SCL | CMP1P.3 |
| | | | | CLU0A.14 | CMP1N.3 |
| | | | | CLU1A.12 | |
| | | | | CLU2B.12 | |
| 14 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | CMP1P.2 |
| | | | | I2C0_SDA | CMP1N.2 |
| | | | | CLU0B.13 | |
| | | | | CLU1B.11 | |
| | | | | CLU2B.11 | |
| | | | | CLU3A.13 | |
| 15 | GND | Ground | | | |
| 16 | P1.2 | Multifunction I/O | Yes | P1MAT.2 | ADC0.8 |
| | | | | CLU0A.13 | |
| | | | | CLU1A.11 | |
| | | | | CLU2B.10 | |
| | | | | CLU3A.12 | |
| 17 | P1.1 | Multifunction I/O | Yes | P1MAT.1 | ADC0.7 |
| | | | | CLU0B.12 | |
| | | | | CLU1B.10 | |
| | | | | CLU2A.11 | |
| | | | | CLU3B.13 | |
| 18 | P1.0 | Multifunction I/O | Yes | P1MAT.0 | ADC0.6 |
| | | | | CLU0A.12 | |
| | | | | CLU1A.10 | |
| | | | | CLU2A.10 | |
| | | | | CLU3B.12 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 19 | P0.7 | Multifunction I/O | Yes | P0MAT.7 | ADC0.5 |
| | | | | INT0.7 | CMP0P.5 |
| | | | | INT1.7 | CMP0N.5 |
| | | | | CLU1OUT | CMP1P.1 |
| | | | | CLU0B.11 | CMP1N.1 |
| | | | | CLU1B.9 | |
| | | | | CLU3A.11 | |
| 20 | P0.6 | Multifunction I/O | Yes | P0MAT.6 | ADC0.4 |
| | | | | CNVSTR | CMP0P.4 |
| | | | | INT0.6 | CMP0N.4 |
| | | | | INT1.6 | CMP1P.0 |
| | | | | CLU0A.11 | CMP1N.0 |
| | | | | CLU1B.8 | |
| | | | | CLU3A.10 | |
| 21 | P0.5 | Multifunction I/O | Yes | P0MAT.5 | ADC0.3 |
| | | | | INT0.5 | CMP0P.3 |
| | | | | INT1.5 | CMP0N.3 |
| | | | | UART0_RX | |
| | | | | CLU0B.10 | |
| | | | | CLU1A.9 | |
| | | | | CLU3B.11 | |
| 22 | P0.4 | Multifunction I/O | Yes | P0MAT.4 | ADC0.2 |
| | | | | INT0.4 | CMP0P.2 |
| | | | | INT1.4 | CMP0N.2 |
| | | | | UART0_TX | |
| | | | | CLU0A.10 | |
| | | | | CLU1A.8 | |
| | | | | CLU3B.10 | |
| 23 | P0.3 | Multifunction I/O | Yes | P0MAT.3 | XTAL2 |
| | | | | EXTCLK | |
| | | | | INT0.3 | |
| | | | | INT1.3 | |
| | | | | CLU0B.9 | |
| | | | | CLU2B.9 | |
| | | | | CLU3A.9 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 24 | P0.2 | Multifunction I/O | Yes | P0MAT.2 | XTAL1 |
| | | | | INT0.2 | ADC0.1 |
| | | | | INT1.2 | CMP0P.1 |
| | | | | CLU0OUT | CMP0N.1 |
| | | | | CLU0A.9 | |
| | | | | CLU2B.8 | |
| | | | | CLU3A.8 | |
| Center | GND | Ground | | | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 11 | P2.1 | Multifunction I/O | Yes | P2MAT.1 | DAC1 |
| | | | | CLU1B.14 | |
| | | | | CLU2A.15 | |
| | | | | CLU3B.15 | |
| 12 | P2.0 | Multifunction I/O | Yes | P2MAT.0 | DAC0 |
| | | | | CLU1A.14 | |
| | | | | CLU2A.14 | |
| | | | | CLU3B.14 | |
| 13 | P1.7 | Multifunction I/O | Yes | P1MAT.7 | ADC0.12 |
| | | | | CLU0B.15 | CMP1P.6 |
| | | | | CLU1B.13 | CMP1N.6 |
| | | | | CLU2A.13 | |
| 14 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.11 |
| | | | | CLU3OUT | CMP1P.5 |
| | | | | CLU0A.15 | CMP1N.5 |
| | | | | CLU1B.12 | |
| | | | | CLU2A.12 | |
| 15 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.10 |
| | | | | CLU2OUT | CMP1P.4 |
| | | | | CLU0B.14 | CMP1N.4 |
| | | | | CLU1A.13 | |
| | | | | CLU2B.13 | |
| 16 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.9 |
| | | | | I2C0_SCL | CMP1P.3 |
| | | | | CLU0A.14 | CMP1N.3 |
| | | | | CLU1A.12 | |
| | | | | CLU2B.12 | |
| 17 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | CMP1P.2 |
| | | | | I2C0_SDA | CMP1N.2 |
| | | | | CLU0B.13 | |
| | | | | CLU1B.11 | |
| | | | | CLU2B.11 | |
| | | | | CLU3A.13 | |

| Dimension | Min | Тур | Мах | | | |
|---|-----|-----|-----|--|--|--|
| Note: | | | | | | |
| 1. All dimensions shown are in millimeters (mm) unless otherwise noted. | | | | | | |
| 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. | | | | | | |
| 3. This drawing conforms to JEDEC Solid State Outline MO-220. | | | | | | |
| 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components. | | | | | | |

| Dimension | Min | Тур | Мах | |
|-----------|------|------|-----|--|
| ааа | 0.20 | | | |
| bbb | 0.20 | | | |
| ССС | 0.10 | | | |
| ddd | 0.20 | | | |
| theta | 0° | 3.5° | 7° | |
| Note: | | | | |

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MS-026.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.