

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 72MHz |
| Connectivity | I ² C, SMBus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 20 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 3.6V |
| Data Converters | A/D 12x14b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-VFQFN Exposed Pad |
| Supplier Device Package | 24-QFN (3x3) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8lb11f32es0-b-qfn24r |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

EFM8LB1 Data Sheet Ordering Information

| Ordering Part Number | Flash Memory (kB) | RAM (Bytes) | Digital Port I/Os (Total) | ADC0 Channels | Voltage DACs | Comparator 0 Inputs | Comparator 1 Inputs | Bootloader Type | Pb-free (RoHS Compliant) | Temperature Range | Package |
|------------------------|-------------------|-------------|---------------------------|---------------|----------------|---------------------|---------------------|-----------------|--------------------------|-------------------|---------|
| EFM8LB12F64E-B-QSOP24 | 64 | 4352 | 21 | 13 | 4 | 6 | 7 | UART | Yes | -40 to +105 °C | QSOP24 |
| EFM8LB12F64ES0-B-QFN32 | 64 | 4352 | 29 | 20 | 4 | 10 | 9 | SMBus | Yes | -40 to +105 °C | QFN32 |
| EFM8LB12F64ES0-B-QFN24 | 64 | 4352 | 20 | 12 | 4 | 6 | 6 | SMBus | Yes | -40 to +105 °C | QFN24 |
| EFM8LB12F32E-B-QFN32 | 32 | 2304 | 29 | 20 | 4 | 10 | 9 | UART | Yes | -40 to +105 °C | QFN32 |
| EFM8LB12F32E-B-QFP32 | 32 | 2304 | 28 | 20 | 4 | 10 | 9 | UART | Yes | -40 to +105 °C | QFP32 |
| EFM8LB12F32E-B-QFN24 | 32 | 2304 | 20 | 12 | 4 | 6 | 6 | UART | Yes | -40 to +105 °C | QFN24 |
| EFM8LB12F32E-B-QSOP24 | 32 | 2304 | 21 | 13 | 4 | 6 | 7 | UART | Yes | -40 to +105 °C | QSOP24 |
| EFM8LB12F32ES0-B-QFN32 | 32 | 2304 | 29 | 20 | 4 | 10 | 9 | SMBus | Yes | -40 to +105 °C | QFN32 |
| EFM8LB12F32ES0-B-QFN24 | 32 | 2304 | 20 | 12 | 4 | 6 | 6 | SMBus | Yes | -40 to +105 °C | QFN24 |
| EFM8LB11F32E-B-QFN32 | 32 | 2304 | 29 | 20 | 2 ¹ | 10 | 9 | UART | Yes | -40 to +105 °C | QFN32 |
| EFM8LB11F32E-B-QFP32 | 32 | 2304 | 28 | 20 | 2 ¹ | 10 | 9 | UART | Yes | -40 to +105 °C | QFP32 |
| EFM8LB11F32E-B-QFN24 | 32 | 2304 | 20 | 12 | 2 ¹ | 6 | 6 | UART | Yes | -40 to +105 °C | QFN24 |
| EFM8LB11F32E-B-QSOP24 | 32 | 2304 | 21 | 13 | 2 ¹ | 6 | 7 | UART | Yes | -40 to +105 °C | QSOP24 |
| EFM8LB11F32ES0-B-QFN32 | 32 | 2304 | 29 | 20 | 2 ¹ | 10 | 9 | SMBus | Yes | -40 to +105 °C | QFN32 |
| EFM8LB11F32ES0-B-QFN24 | 32 | 2304 | 20 | 12 | 2 ¹ | 6 | 6 | SMBus | Yes | -40 to +105 °C | QFN24 |
| EFM8LB11F16E-B-QFN32 | 16 | 1280 | 29 | 20 | 2 ¹ | 10 | 9 | UART | Yes | -40 to +105 °C | QFN32 |
| EFM8LB11F16E-B-QFP32 | 16 | 1280 | 28 | 20 | 2 ¹ | 10 | 9 | UART | Yes | -40 to +105 °C | QFP32 |
| EFM8LB11F16E-B-QFN24 | 16 | 1280 | 20 | 12 | 2 ¹ | 6 | 6 | UART | Yes | -40 to +105 °C | QFN24 |
| EFM8LB11F16E-B-QSOP24 | 16 | 1280 | 21 | 13 | 2 ¹ | 6 | 7 | UART | Yes | -40 to +105 °C | QSOP24 |
| EFM8LB11F16ES0-B-QFN32 | 16 | 1280 | 29 | 20 | 2 ¹ | 10 | 9 | SMBus | Yes | -40 to +105 °C | QFN32 |
| EFM8LB11F16ES0-B-QFN24 | 16 | 1280 | 20 | 12 | 2 ¹ | 6 | 6 | SMBus | Yes | -40 to +105 °C | QFN24 |
| EFM8LB10F16E-B-QFN32 | 16 | 1280 | 29 | 20 | 0 | 10 | 9 | UART | Yes | -40 to +105 °C | QFN32 |
| EFM8LB10F16E-B-QFP32 | 16 | 1280 | 28 | 20 | 0 | 10 | 9 | UART | Yes | -40 to +105 °C | QFP32 |
| EFM8LB10F16E-B-QFN24 | 16 | 1280 | 20 | 12 | 0 | 6 | 6 | UART | Yes | -40 to +105 °C | QFN24 |
| EFM8LB10F16E-B-QSOP24 | 16 | 1280 | 21 | 13 | 0 | 6 | 7 | UART | Yes | -40 to +105 °C | QSOP24 |
| EFM8LB10F16ES0-B-QFN32 | 16 | 1280 | 29 | 20 | 0 | 10 | 9 | SMBus | Yes | -40 to +105 °C | QFN32 |
| EFM8LB10F16ES0-B-QFN24 | 16 | 1280 | 20 | 12 | 0 | 6 | 6 | SMBus | Yes | -40 to +105 °C | QFN24 |
| Note: | | | | | | | | | | | |

1. DAC0 and DAC1 are enabled on devices with 2 DACs available.

3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

| Power Mode | Details | Mode Entry | Wake-Up Sources |
|------------|--|---|--|
| Normal | Core and all peripherals clocked and fully operational | | |
| ldle | Core halted All peripherals clocked and fully operational Code resumes execution on wake event | Set IDLE bit in PCON0 | Any interrupt |
| Suspend | Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulator in normal bias mode for fast wake Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event | Switch SYSCLK to HFOSC0 Set SUSPEND bit in PCON1 | Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event |
| Stop | All internal power nets shut down Pins retain state Exit on any reset source | 1. Clear STOPCF bit in REG0CN 2. Set STOP bit in PCON0 | Any reset source |
| Snooze | Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulator in low bias current mode for energy savings Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event | Switch SYSCLK to HFOSC0 Set SNOOZE bit in PCON1 | Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event |
| Shutdown | All internal power nets shut down Pins retain state Exit on pin or power-on reset | 1. Set STOPCF bit in REG0CN 2. Set STOP bit in PCON0 | RSTb pin resetPower-on reset |

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P2.3 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P2.4 to P3.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P3.0 or P3.7, depending on the package option.

The port control block offers the following features:

- Up to 29 multi-functions I/O pins, supporting digital and analog functions.
- · Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each port.
- State retention feature allows pins to retain configuration through most reset sources.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- Up to 24 direct-pin interrupt sources with shared interrupt vector (Port Match).

I2C Slave (I2CSLAVE0)

The I2C Slave interface is a 2-wire, bidirectional serial bus that is compatible with the I2C Bus Specification 3.0. It is capable of transferring in high-speed mode (HS-mode) at speeds of up to 3.4 Mbps. Firmware can write to the I2C interface, and the I2C interface can autonomously control the serial transfer of data. The interface also supports clock stretching for cases where the core may be temporarily prohibited from transmitting a byte or processing a received byte during an I2C transaction. This module operates only as an I2C slave device.

The I2C module includes the following features:

- Standard (up to 100 kbps), Fast (400 kbps), Fast Plus (1 Mbps), and High-speed (3.4 Mbps) transfer speeds
- · Support for slave mode only
- · Clock low extending (clock stretching) to interface with faster masters
- · Hardware support for 7-bit slave address recognition
- Transmit and receive FIFOs (two byte) to help increase throughput in faster applications
- · Hardware support for multiple slave addresses with the option to save the matching address in the receive FIFO

16-bit CRC (CRC0)

The cyclic redundancy check (CRC) module performs a CRC using a 16-bit polynomial. CRC0 accepts a stream of 8-bit data and posts the 16-bit result to an internal register. In addition to using the CRC block for data manipulation, hardware can automatically CRC the flash contents of the device.

The CRC module is designed to provide hardware calculations for flash memory verification and communications protocols. The CRC module supports the standard CCITT-16 16-bit polynomial (0x1021), and includes the following features:

- Support for CCITT-16 polynomial
- Byte-level bit reversal
- · Automatic CRC of flash contents on one or more 256-byte blocks
- · Initial seed selection of 0x0000 or 0xFFFF

Configurable Logic Units (CLU0, CLU1, CLU2, and CLU3)

The Configurable Logic block consists of multiple Configurable Logic Units (CLUs). CLUs are flexible logic functions which may be used for a variety of digital functions, such as replacing system glue logic, aiding in the generation of special waveforms, or synchronizing system event triggers.

- · Four configurable logic units (CLUs), with direct-pin and internal logic connections
- Each unit supports 256 different combinatorial logic functions (AND, OR, XOR, muxing, etc.) and includes a clocked flip-flop for synchronous operations
- · Units may be operated synchronously or asynchronously
- · May be cascaded together to perform more complicated logic functions
- · Can operate in conjunction with serial peripherals such as UART and SPI or timing peripherals such as timers and PCA channels
- · Can be used to synchronize and trigger multiple on-chip resources (ADC, DAC, Timers, etc.)
- · Asynchronous output may be used to wake from low-power states

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in Table 4.1 Recommended Operating Conditions on page 14, unless stated otherwise.

Table 4.1. Recommended Operating Conditions

4.1.1 Recommended Operating Conditions

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|--|---------------------|----------------|-----|-----|-----------------|------|
| Operating Supply Voltage on VDD | V _{DD} | | 2.2 | _ | 3.6 | V |
| Operating Supply Voltage on VIO ^{2,} 3 | V _{IO} | | 2.2 | | V _{DD} | V |
| System Clock Frequency | f _{SYSCLK} | | 0 | — | 73.5 | MHz |
| Operating Ambient Temperature | T _A | | -40 | — | 105 | °C |
| Note: | | | | | | |

Note:

1. All voltages with respect to GND

2. In certain package configurations, the VIO and VDD supplies are bonded to the same pin.

3. GPIO levels are undefined whenever VIO is less than 1 V.

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|---------------------|------------------------------|-----|------|------|------|
| ADC0 ⁴ | I _{ADC} | High Speed Mode | _ | 1275 | 1700 | μA |
| | | 1 Msps, 12-bit conversions | | | | |
| | | Normal bias settings | | | | |
| | | V _{DD} = 3.0 V | | | | |
| | | Low Power Mode | _ | 390 | 530 | μA |
| | | 350 ksps, 12-bit conversions | | | | |
| | | Low power bias settings | | | | |
| | | V _{DD} = 3.0 V | | | | |
| Internal ADC0 Reference ⁵ | I _{VREFFS} | High Speed Mode | _ | 700 | 790 | μA |
| | | Low Power Mode | | 170 | 210 | μA |
| On-chip Precision Reference | I _{VREFP} | | _ | 75 | _ | μA |
| Temperature Sensor | ITSENSE | | _ | 68 | 120 | μA |
| Digital-to-Analog Converters (DAC0, DAC1, DAC2, DAC3) ⁶ | I _{DAC} | | - | 125 | _ | μA |
| Comparators (CMP0, CMP1) | I _{CMP} | CPMD = 11 | | 0.5 | | μA |
| | | CPMD = 10 | _ | 3 | _ | μA |
| | | CPMD = 01 | _ | 10 | _ | μA |
| | | CPMD = 00 | _ | 25 | — | μA |
| Comparator Reference | I _{CPREF} | | _ | 24 | _ | μA |
| Voltage Supply Monitor (VMON0) | I _{VMON} | | _ | 15 | 20 | μA |

Note:

1. Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.

- 2. Includes supply current from internal LDO regulator, supply monitor, and High Frequency Oscillator.
- 3. Includes supply current from internal LDO regulator, supply monitor, and Low Frequency Oscillator.
- 4. ADC0 power excludes internal reference supply current.
- 5. The internal reference is enabled as-needed when operating the ADC in low power mode. Total ADC + Reference current will depend on sampling rate.

6. DAC supply current for each enabled DA and not including external load on pin.

4.1.10 Voltage Reference

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|-------------------------------------|---------------------------|--|-------|------|-------|--------|
| Internal Fast Settling Reference | | | | | | |
| Output Voltage | V _{REFFS} | | 1.62 | 1.65 | 1.68 | V |
| (Full Temperature and Supply Range) | | | | | | |
| Temperature Coefficient | TC _{REFFS} | | _ | 50 | _ | ppm/°C |
| Turn-on Time | t _{REFFS} | | _ | — | 1.5 | μs |
| Power Supply Rejection | PSRR _{REF} FS | | — | 400 | _ | ppm/V |
| On-chip Precision Reference | I. | | | | | |
| Valid Supply Range | V _{DD} | 1.2 V Output | 2.2 | | 3.6 | V |
| | | 2.4 V Output | 2.7 | _ | 3.6 | V |
| Output Voltage | V _{REFP} | 1.2 V Output, V _{DD} = 3.3 V, T = 25 °C | 1.195 | 1.2 | 1.205 | V |
| | | 1.2 V Output | 1.18 | 1.2 | 1.22 | V |
| | | 2.4 V Output, V _{DD} = 3.3 V, T = 25 °C | 2.39 | 2.4 | 2.41 | V |
| | | 2.4 V Output | 2.36 | 2.4 | 2.44 | V |
| Turn-on Time, settling to 0.5 LSB | t _{VREFP} | 4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin | — | 3 | _ | ms |
| | | 0.1 μF ceramic bypass on VREF pin | — | 100 | _ | μs |
| Load Regulation | LR _{VREFP} | VREF = 2.4 V, Load = 0 to 200 μ A to GND | — | 8 | _ | μV/μΑ |
| | | VREF = 1.2 V, Load = 0 to 200 μA to GND | — | 5 | _ | μV/μΑ |
| Load Capacitor | C _{VREFP} | Load = 0 to 200 µA to GND | 0.1 | _ | — | μF |
| Short-circuit current | ISC _{VREFP} | | _ | | 8 | mA |
| Power Supply Rejection | PSRR _{VRE} FP | | _ | 75 | _ | dB |
| External Reference | | | | | | |
| Input Current | I _{EXTREF} | ADC Sample Rate = 1 Msps; VREF = 3.0 V | _ | 5 | _ | μΑ |

6. Pin Definitions

6.1 EFM8LB1x-QFN32 Pin Definitions




Figure 6.1. EFM8LB1x-QFN32 Pinout

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 15 | P2.2 | Multifunction I/O | Yes | P2MAT.2 | ADC0.15 |
| | | | | CLU2OUT | CMP1P.4 |
| | | | | CLU1A.15 | CMP1N.4 |
| | | | | CLU2B.14 | |
| | | | | CLU3A.14 | |
| 16 | P2.1 | Multifunction I/O | Yes | P2MAT.1 | ADC0.14 |
| | | | | I2C0_SCL | CMP1P.3 |
| | | | | CLU1B.14 | CMP1N.3 |
| | | | | CLU2A.15 | |
| | | | | CLU3B.15 | |
| 17 | P2.0 | Multifunction I/O | Yes | P2MAT.0 | CMP1P.2 |
| | | | | I2C0_SDA | CMP1N.2 |
| | | | | CLU1A.14 | |
| | | | | CLU2A.14 | |
| | | | | CLU3B.14 | |
| 18 | P1.7 | Multifunction I/O | Yes | P1MAT.7 | ADC0.13 |
| | | | | CLU0B.15 | CMP0P.9 |
| | | | | CLU1B.13 | CMP0N.9 |
| | | | | CLU2A.13 | |
| 19 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.12 |
| | | | | CLU0A.15 | |
| | | | | CLU1B.12 | |
| | | | | CLU2A.12 | |
| 20 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.11 |
| | | | | CLU0B.14 | |
| | | | | CLU1A.13 | |
| | | | | CLU2B.13 | |
| 21 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.10 |
| | | | | CLU0A.14 | |
| | | | | CLU1A.12 | |
| | | | | CLU2B.12 | |
| 22 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | ADC0.9 |
| | | | | CLU0B.13 | |
| | | | | CLU1B.11 | |
| | | | | CLU2B.11 | |
| | | | | CLU3A.13 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 23 | P1.2 | Multifunction I/O | Yes | P1MAT.2 | ADC0.8 |
| | | | | CLU0A.13 | CMP0P.8 |
| | | | | CLU1A.11 | CMP0N.8 |
| | | | | CLU2B.10 | |
| | | | | CLU3A.12 | |
| 24 | P1.1 | Multifunction I/O | Yes | P1MAT.1 | ADC0.7 |
| | | | | CLU0B.12 | CMP0P.7 |
| | | | | CLU1B.10 | CMP0N.7 |
| | | | | CLU2A.11 | |
| | | | | CLU3B.13 | |
| 25 | P1.0 | Multifunction I/O | Yes | P1MAT.0 | ADC0.6 |
| | | | | CLU1OUT | CMP0P.6 |
| | | | | CLU0A.12 | CMP0N.6 |
| | | | | CLU1A.10 | CMP1P.1 |
| | | | | CLU2A.10 | CMP1N.1 |
| | | | | CLU3B.12 | |
| 26 | P0.7 | Multifunction I/O | Yes | P0MAT.7 | ADC0.5 |
| | | | | INT0.7 | CMP0P.5 |
| | | | | INT1.7 | CMP0N.5 |
| | | | | CLU0B.11 | CMP1P.0 |
| | | | | CLU1B.9 | CMP1N.0 |
| | | | | CLU3A.11 | |
| 27 | P0.6 | Multifunction I/O | Yes | P0MAT.6 | ADC0.4 |
| | | | | CNVSTR | CMP0P.4 |
| | | | | INT0.6 | CMP0N.4 |
| | | | | INT1.6 | |
| | | | | CLU0A.11 | |
| | | | | CLU1B.8 | |
| | | | | CLU3A.10 | |
| 28 | P0.5 | Multifunction I/O | Yes | P0MAT.5 | ADC0.3 |
| | | | | INT0.5 | CMP0P.3 |
| | | | | INT1.5 | CMP0N.3 |
| | | | | UART0_RX | |
| | | | | CLU0B.10 | |
| | | | | CLU1A.9 | |
| | | | | CLU3B.11 | |




Figure 6.2. EFM8LB1x-QFP32 Pinout


| Table 6.2. | Pin Definitions | for EFM8LB1x-QFP32 |
|------------|-----------------|--------------------|
|------------|-----------------|--------------------|

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|------------------------|---------------------|---------------------------------|------------------|
| 1 | P0.0 | Multifunction I/O | Yes | P0MAT.0 | VREF |
| | | | | INT0.0 | |
| | | | | INT1.0 | |
| | | | | CLU0A.8 | |
| | | | | CLU2A.8 | |
| | | | | CLU3B.8 | |
| 2 | GND | Ground | | | |
| 3 | VIO | I/O Supply Power Input | | | |
| 4 | VDD | Supply Power Input | | | |
| 5 | RSTb / | Active-low Reset / | | | |
| | C2CK | C2 Debug Clock | | | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|---------------------|---------------------|---------------------------------|------------------|
| 6 | P3.7 / | Multifunction I/O / | | | |
| | C2D | C2 Debug Data | | | |
| 7 | P3.3 | Multifunction I/O | | | DAC3 |
| 8 | P3.2 | Multifunction I/O | | | DAC2 |
| 9 | P3.1 | Multifunction I/O | | | DAC1 |
| 10 | P3.0 | Multifunction I/O | | | DAC0 |
| 11 | P2.6 | Multifunction I/O | | | ADC0.19 |
| | | | | | CMP1P.8 |
| | | | | | CMP1N.8 |
| 12 | P2.5 | Multifunction I/O | | CLU3OUT | ADC0.18 |
| | | | | | CMP1P.7 |
| | | | | | CMP1N.7 |
| 13 | P2.4 | Multifunction I/O | | | ADC0.17 |
| | | | | | CMP1P.6 |
| | | | | | CMP1N.6 |
| 14 | P2.3 | Multifunction I/O | Yes | P2MAT.3 | ADC0.16 |
| | | | | CLU1B.15 | CMP1P.5 |
| | | | | CLU2B.15 | CMP1N.5 |
| | | | | CLU3A.15 | |
| 15 | P2.2 | Multifunction I/O | Yes | P2MAT.2 | ADC0.15 |
| | | | | CLU2OUT | CMP1P.4 |
| | | | | CLU1A.15 | CMP1N.4 |
| | | | | CLU2B.14 | |
| | | | | CLU3A.14 | |
| 16 | P2.1 | Multifunction I/O | Yes | P2MAT.1 | ADC0.14 |
| | | | | I2C0_SCL | CMP1P.3 |
| | | | | CLU1B.14 | CMP1N.3 |
| | | | | CLU2A.15 | |
| | | | | CLU3B.15 | |
| 17 | P2.0 | Multifunction I/O | Yes | P2MAT.0 | CMP1P.2 |
| | | | | I2C0_SDA | CMP1N.2 |
| | | | | CLU1A.14 | |
| | | | | CLU2A.14 | |
| | | | | CLU3B.14 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 25 | P1.0 | Multifunction I/O | Yes | P1MAT.0 | ADC0.6 |
| | | | | CLU1OUT | CMP0P.6 |
| | | | | CLU0A.12 | CMP0N.6 |
| | | | | CLU1A.10 | CMP1P.1 |
| | | | | CLU2A.10 | CMP1N.1 |
| | | | | CLU3B.12 | |
| 26 | P0.7 | Multifunction I/O | Yes | P0MAT.7 | ADC0.5 |
| | | | | INT0.7 | CMP0P.5 |
| | | | | INT1.7 | CMP0N.5 |
| | | | | CLU0B.11 | CMP1P.0 |
| | | | | CLU1B.9 | CMP1N.0 |
| | | | | CLU3A.11 | |
| 27 | P0.6 | Multifunction I/O | Yes | P0MAT.6 | ADC0.4 |
| | | | | CNVSTR | CMP0P.4 |
| | | | | INT0.6 | CMP0N.4 |
| | | | | INT1.6 | |
| | | | | CLU0A.11 | |
| | | | | CLU1B.8 | |
| | | | | CLU3A.10 | |
| 28 | P0.5 | Multifunction I/O | Yes | P0MAT.5 | ADC0.3 |
| | | | | INT0.5 | CMP0P.3 |
| | | | | INT1.5 | CMP0N.3 |
| | | | | UART0_RX | |
| | | | | CLU0B.10 | |
| | | | | CLU1A.9 | |
| | | | | CLU3B.11 | |
| 29 | P0.4 | Multifunction I/O | Yes | P0MAT.4 | ADC0.2 |
| | | | | INT0.4 | CMP0P.2 |
| | | | | INT1.4 | CMP0N.2 |
| | | | | UART0_TX | |
| | | | | CLU0A.10 | |
| | | | | CLU1A.8 | |
| | | | | CLU3B.10 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 30 | P0.3 | Multifunction I/O | Yes | P0MAT.3 | XTAL2 |
| | | | | EXTCLK | |
| | | | | INT0.3 | |
| | | | | INT1.3 | |
| | | | | CLU0B.9 | |
| | | | | CLU2B.9 | |
| | | | | CLU3A.9 | |
| 31 | P0.2 | Multifunction I/O | Yes | P0MAT.2 | XTAL1 |
| | | | | INT0.2 | ADC0.1 |
| | | | | INT1.2 | CMP0P.1 |
| | | | | CLU0OUT | CMP0N.1 |
| | | | | CLU0A.9 | |
| | | | | CLU2B.8 | |
| | | | | CLU3A.8 | |
| 32 | P0.1 | Multifunction I/O | Yes | P0MAT.1 | ADC0.0 |
| | | | | INT0.1 | CMP0P.0 |
| | | | | INT1.1 | CMP0N.0 |
| | | | | CLU0B.8 | AGND |
| | | | | CLU2A.9 | |
| | | | | CLU3B.9 | |





| Table 6.4. | Pin Definitions | for EFM8LB1x-QSOP24 |
|------------|-----------------|---------------------|
|------------|-----------------|---------------------|

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 1 | P0.3 | Multifunction I/O | Yes | P0MAT.3 | XTAL2 |
| | | | | EXTCLK | |
| | | | | INT0.3 | |
| | | | | INT1.3 | |
| | | | | CLU0B.9 | |
| | | | | CLU2B.9 | |
| | | | | CLU3A.9 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 11 | P2.1 | Multifunction I/O | Yes | P2MAT.1 | DAC1 |
| | | | | CLU1B.14 | |
| | | | | CLU2A.15 | |
| | | | | CLU3B.15 | |
| 12 | P2.0 | Multifunction I/O | Yes | P2MAT.0 | DAC0 |
| | | | | CLU1A.14 | |
| | | | | CLU2A.14 | |
| | | | | CLU3B.14 | |
| 13 | P1.7 | Multifunction I/O | Yes | P1MAT.7 | ADC0.12 |
| | | | | CLU0B.15 | CMP1P.6 |
| | | | | CLU1B.13 | CMP1N.6 |
| | | | | CLU2A.13 | |
| 14 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.11 |
| | | | | CLU3OUT | CMP1P.5 |
| | | | | CLU0A.15 | CMP1N.5 |
| | | | | CLU1B.12 | |
| | | | | CLU2A.12 | |
| 15 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.10 |
| | | | | CLU2OUT | CMP1P.4 |
| | | | | CLU0B.14 | CMP1N.4 |
| | | | | CLU1A.13 | |
| | | | | CLU2B.13 | |
| 16 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.9 |
| | | | | I2C0_SCL | CMP1P.3 |
| | | | | CLU0A.14 | CMP1N.3 |
| | | | | CLU1A.12 | |
| | | | | CLU2B.12 | |
| 17 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | CMP1P.2 |
| | | | | I2C0_SDA | CMP1N.2 |
| | | | | CLU0B.13 | |
| | | | | CLU1B.11 | |
| | | | | CLU2B.11 | |
| | | | | CLU3A.13 | |

7.2 QFN32 PCB Land Pattern




Figure 7.2. QFN32 PCB Land Pattern Drawing

| Table 7.2. | QFN32 PCB Land Pattern Dimensions |
|------------|-----------------------------------|
|------------|-----------------------------------|

| Dimension | Min | Мах |
|-----------|-----|------|
| C1 | — | 4.10 |
| C2 | — | 4.10 |
| X1 | — | 0.2 |
| X2 | — | 3.0 |
| Y1 | — | 0.7 |
| Y2 | — | 3.0 |
| е | _ | 0.4 |

| Dimension | Min | Max |
|--|---|--|
| Note: | | |
| 1. All dimensions shown are in millimeters | (mm) unless otherwise noted. | |
| 2. Dimensioning and Tolerancing is per the | ANSI Y14.5M-1994 specification. | |
| 3. This Land Pattern Design is based on th | e IPC-7351 guidelines. | |
| All dimensions shown are at Maximum I cation Allowance of 0.05mm. | Naterial Condition (MMC). Least Material Con | dition (LMC) is calculated based on a Fabri |
| All metal pads are to be non-solder mas minimum, all the way around the pad. | k defined (NSMD). Clearance between the so | older mask and the metal pad is to be 60 μ m |
| 6. A stainless steel, laser-cut and electro-p | olished stencil with trapezoidal walls should b | be used to assure good solder paste release |
| 7. The stencil thickness should be 0.125 m | m (5 mils). | |
| 8. The ratio of stencil aperture to land pad | size should be 1:1 for all perimeter pads. | |
| 9. A 2 x 2 array of 1.10 mm square openin | gs on a 1.30 mm pitch should be used for the | center pad. |
| 10 A No Clean Turne 2 colder neets is read | mmondod | |

- 10. A No-Clean, Type-3 solder paste is recommended.
- 11. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.3 QFN32 Package Marking




Figure 7.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

8.2 QFP32 PCB Land Pattern




Figure 8.2. QFP32 PCB Land Pattern Drawing

| Table 8.2. | QFP32 PCB La | and Pattern | Dimensions |
|------------|--------------|-------------|------------|
|------------|--------------|-------------|------------|

| Dimension | Min | Мах |
|-----------|----------|------|
| C1 | 8.40 | 8.50 |
| C2 | 8.40 | 8.50 |
| E | 0.80 BSC | |
| X1 | 0.55 | |
| Y1 | 1.5 | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

| Dimension | Min | Мах | | |
|---|---|--|--|--|
| Note: | | | | |
| 1. All dimensions shown are in millimeters (r | nm) unless otherwise noted. | | | |
| 2. Dimensioning and Tolerancing is per the | ANSI Y14.5M-1994 specification. | | | |
| 3. This Land Pattern Design is based on the | IPC-SM-782 guidelines. | | | |
| All metal pads are to be non-solder mask minimum, all the way around the pad. | defined (NSMD). Clearance between the solo | der mask and the metal pad is to be 60 μm | | |
| 5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release. | | | | |
| 6. The stencil thickness should be 0.125 mm (5 mils). | | | | |
| 7. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads. | | | | |
| 8. A 2 x 1 array of 0.7 mm x 1.6 mm opening | 8. A 2 x 1 array of 0.7 mm x 1.6 mm openings on a 0.9 mm pitch should be used for the center pad. | | | |
| 9. A No-Clean, Type-3 solder paste is recom | mended. | | | |

10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9.3 QFN24 Package Marking




Figure 9.3. QFN24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).



Figure 10.3. QSOP24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).