



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

A/D 12x14b; D/A 4x12b
$2.2V \sim 3.6V$
2.25K x 8
-
FLASH
32KB (32K x 8)
20
Brown-out Detect/Reset, POR, PWM, WDT
I <sup>2</sup> C, SMBus, SPI, UART/USART
8-Bit 72MHz
CIP-51 8051
Obsolete

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3. System Overview

#### 3.1 Introduction




Figure 3.1. Detailed EFM8LB1 Block Diagram

#### Timers (Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, and Timer 5)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- · Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- · 8-bit auto-reload counter/timer mode
- · 13-bit counter/timer mode
- · 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2, Timer 3, Timer 4, and Timer 5 are 16-bit timers including the following features:

- Clock sources for all timers include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8
- LFOSC0 divided by 8 may be used to clock Timer 3 and Timer 4 in active or suspend/snooze power modes
- Timer 4 is a low-power wake source, and can be chained together with Timer 3
- · 16-bit auto-reload timer mode
- Dual 8-bit auto-reload timer mode
- · External pin capture
- · LFOSC0 capture
- · Comparator 0 capture
- · Configurable Logic output capture

#### Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

The Watchdog Timer has the following features:

- Programmable timeout interval
- · Runs from the low-frequency oscillator
- · Lock-out feature to prevent any modification until a system reset

#### 3.6 Communications and Other Digital Peripherals

#### Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- · Asynchronous transmissions and receptions.
- Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 8- or 9-bit data.
- Automatic start and stop generation.
- Single-byte FIFO on transmit and receive.

#### 3.7 Analog

#### 14/12/10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 14-, 12-, and 10-bit modes, integrated track-and hold and a program-mable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- · Up to 20 external inputs
- Single-ended 14-bit, 12-bit and 10-bit modes
- Supports an output update rate of up to 1 Msps in 12-bit mode
- Channel sequencer logic with direct-to-XDATA output transfers
- · Operation in a low power mode at lower conversion speeds
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- · Output data window comparator allows automatic range checking
- · Support for output data accumulation
- · Conversion complete and window compare interrupts supported
- Flexible output data formatting
- Includes a fully-internal fast-settling 1.65 V reference and an on-chip precision 2.4 / 1.2 V reference, with support for using the supply as the reference, an external reference and signal ground
- · Integrated factory-calibrated temperature sensor

#### 12-Bit Digital-to-Analog Converters (DAC0, DAC1, DAC2, DAC3)

The DAC modules are 12-bit Digital-to-Analog Converters with the capability to synchronize multiple outputs together. The DACs are fully configurable under software control. The voltage reference for the DACs is selectable between internal and external reference sources.

- · Voltage output with 12-bit performance
- Hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- · Outputs may be configured to persist through reset and maintain output state to avoid system disruption
- · Multiple DAC outputs can be synchronized together
- DAC pairs (DAC0 and 1 or DAC2 and 3) support complementary output waveform generation
- · Outputs may be switched between two levels according to state of configurable logic / PWM input trigger
- · Flexible input data formatting
- Supports references from internal supply, on-chip precision reference, or external VREF pin

#### Low Current Comparators (CMP0, CMP1)

An analog comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator includes the following features:

- Up to 10 (CMP0) or 9 (CMP1) external positive inputs
- Up to 10 (CMP0) or 9 (CMP1) external negative inputs
- · Additional input options:
  - Internal connection to LDO output
  - · Direct connection to GND
  - · Direct connection to VDD
  - · Dedicated 6-bit reference DAC
- · Synchronous and asynchronous outputs can be routed to pins via crossbar
- Programmable hysteresis between 0 and ±20 mV
- · Programmable response time
- · Interrupts generated on rising, falling, or both edges
- · PWM output kill feature

# 4. Electrical Specifications

#### 4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in Table 4.1 Recommended Operating Conditions on page 14, unless stated otherwise.

## 4.1.1 Recommended Operating Conditions

**Table 4.1. Recommended Operating Conditions** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating Supply Voltage on VDD	$V_{DD}$		2.2	_	3.6	V
Operating Supply Voltage on VIO <sup>2,</sup>	V <sub>IO</sub>		2.2	_	V <sub>DD</sub>	V
System Clock Frequency	f <sub>SYSCLK</sub>		0	_	73.5	MHz
Operating Ambient Temperature	T <sub>A</sub>		-40	_	105	°C

- 1. All voltages with respect to GND
- 2. In certain package configurations, the VIO and VDD supplies are bonded to the same pin.
- 3. GPIO levels are undefined whenever VIO is less than 1 V.

# 4.1.7 External Clock Input

Table 4.7. External Clock Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock	f <sub>CMOS</sub>		0	_	50	MHz
Frequency (at EXTCLK pin)						
External Input CMOS Clock High Time	t <sub>CMOSH</sub>		9	_	_	ns
External Input CMOS Clock Low Time	t <sub>CMOSL</sub>		9	_	_	ns

# 4.1.8 Crystal Oscillator

Table 4.8. Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	f <sub>XTAL</sub>		0.02	_	25	MHz
Crystal Drive Current	I <sub>XTAL</sub>	XFCN = 0	_	0.5	_	μΑ
		XFCN = 1	_	1.5	_	μΑ
		XFCN = 2	_	4.8	_	μΑ
		XFCN = 3	_	14	_	μA
		XFCN = 4	_	40	_	μΑ
		XFCN = 5	_	120	_	μΑ
		XFCN = 6	_	550	_	μΑ
		XFCN = 7	_	2.6	_	mA

#### 4.1.11 Temperature Sensor

Table 4.11. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Uncalibrated Offset	V <sub>OFF</sub>	T <sub>A</sub> = 0 °C	_	751	_	mV
Uncalibrated Offset Error <sup>1</sup>	E <sub>OFF</sub>	T <sub>A</sub> = 0 °C	_	19	_	mV
Slope	М		_	2.82	_	mV/°C
Slope Error <sup>1</sup>	E <sub>M</sub>		_	29	_	μV/°C
Linearity	LIN	T = 0 °C to 70 °C	_	-0.1 to 0.15	_	°C
		T = -20 °C to 85 °C	_	-0.2 to 0.35	_	°C
		T = -40 °C to 105 °C	_	-0.4 to 0.8	_	°C
Turn-on Time	t <sub>ON</sub>		_	3.5	_	μs
Temp Sensor Error Using Typical	E <sub>TOT</sub>	T = 0 °C to 70 °C	-2.6	_	1.8	°C
Slope and Factory-Calibrated Off- set <sup>2, 3</sup>		T = -20 °C to 85 °C	-2.9	_	2.7	°C
		T = -40 °C to 105 °C	-3.2	_	4.2	°C

- 1. Represents one standard deviation from the mean.
- 2. The factory-calibrated offset value is stored in the read-only area of flash in locations 0xFFD4 (low byte) and 0xFFD5 (high byte). The 14-bit result represents the output of the ADC when sampling the temp sensor using the 1.65 V internal voltage reference.
- 3. The temp sensor error includes the offset calibration error, slope error, and linearity error. The values are based upon characterization and are not tested across temperature in production. The values represent three standard deviations above and below the mean. Additional information on achieving high measurement accuracy is available in AN929: Accurate Temperature Sensing with the EFM8 Laser Bee MCU Family.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Negative Hysteresis	HYS <sub>CP</sub> -	CPHYN = 00	_	-1.5	_	mV
Mode 3 (CPMD = 11)		CPHYN = 01	_	-4	_	mV
		CPHYN = 10	_	-8	_	mV
		CPHYN = 11	_	-16	_	mV
Input Range (CP+ or CP-)	V <sub>IN</sub>		-0.25	_	V <sub>IO</sub> +0.25	V
Input Pin Capacitance	C <sub>CP</sub>		_	7.5	_	pF
Internal Reference DAC Resolution	N <sub>bits</sub>			6	,	bits
Common-Mode Rejection Ratio	CMRR <sub>CP</sub>		_	70	_	dB
Power Supply Rejection Ratio	PSRR <sub>CP</sub>		_	72	_	dB
Input Offset Voltage	V <sub>OFF</sub>	T <sub>A</sub> = 25 °C	-10	0	10	mV
Input Offset Tempco	TC <sub>OFF</sub>		_	3.5	_	μV/°

# 4.1.14 Configurable Logic

Table 4.14. Configurable Logic

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Propagation Delay	t <sub>DLY</sub>	Through single CLU	_	_	35.3	ns
		Using an external pin				
		Through single CLU	_	3	_	ns
		Using an internal connection				
Clocking Frequency	F <sub>CLK</sub>	1 or 2 CLUs Cascaded	_	_	73.5	MHz
		3 or 4 CLUs Cascaded	_	_	36.75	MHz

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
6	P3.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			
7	P3.3	Multifunction I/O			DAC3
8	P3.2	Multifunction I/O			DAC2
9	P3.1	Multifunction I/O			DAC1
10	P3.0	Multifunction I/O			DAC0
11	P2.6	Multifunction I/O			ADC0.19
					CMP1P.8
					CMP1N.8
12	P2.5	Multifunction I/O		CLU3OUT	ADC0.18
					CMP1P.7
					CMP1N.7
13	P2.4	Multifunction I/O			ADC0.17
					CMP1P.6
					CMP1N.6
14	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.16
				CLU1B.15	CMP1P.5
				CLU2B.15	CMP1N.5
				CLU3A.15	
15	P2.2	Multifunction I/O	Yes	P2MAT.2	ADC0.15
				CLU2OUT	CMP1P.4
				CLU1A.15	CMP1N.4
				CLU2B.14	
				CLU3A.14	
16	P2.1	Multifunction I/O	Yes	P2MAT.1	ADC0.14
				I2C0_SCL	CMP1P.3
				CLU1B.14	CMP1N.3
				CLU2A.15	
				CLU3B.15	
17	P2.0	Multifunction I/O	Yes	P2MAT.0	CMP1P.2
				I2C0_SDA	CMP1N.2
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
25	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU10UT	CMP0P.6
				CLU0A.12	CMP0N.6
				CLU1A.10	CMP1P.1
				CLU2A.10	CMP1N.1
				CLU3B.12	
26	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU0B.11	CMP1P.0
				CLU1B.9	CMP1N.0
				CLU3A.11	
27	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	
				CLU0A.11	
				CLU1B.8	
				CLU3A.10	
28	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	
29	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
				CLU3B.10	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
2	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
3	GND	Ground			
4	VDD / VIO	Supply Power Input			
5	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
6	P3.0 /	Multifunction I/O /			
	C2D	C2 Debug Data			
7	P2.3	Multifunction I/O	Yes	P2MAT.3	DAC3
				CLU1B.15	
				CLU2B.15	
				CLU3A.15	
8	P2.2	Multifunction I/O	Yes	P2MAT.2	DAC2
				CLU1A.15	
				CLU2B.14	
				CLU3A.14	
9	P2.1	Multifunction I/O	Yes	P2MAT.1	DAC1
				CLU1B.14	
				CLU2A.15	
				CLU3B.15	
10	P2.0	Multifunction I/O	Yes	P2MAT.0	DAC0
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	
11	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.11
				CLU3OUT	CMP1P.5
				CLU0A.15	CMP1N.5
				CLU1B.12	
				CLU2A.12	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
12	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.10
				CLU2OUT	CMP1P.4
				CLU0B.14	CMP1N.4
				CLU1A.13	
				CLU2B.13	
13	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.9
				I2C0_SCL	CMP1P.3
				CLU0A.14	CMP1N.3
				CLU1A.12	
				CLU2B.12	
14	P1.3	Multifunction I/O	Yes	P1MAT.3	CMP1P.2
				I2C0_SDA	CMP1N.2
				CLU0B.13	
				CLU1B.11	
				CLU2B.11	
				CLU3A.13	
15	GND	Ground			
16	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.8
				CLU0A.13	
				CLU1A.11	
				CLU2B.10	
				CLU3A.12	
17	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.7
				CLU0B.12	
				CLU1B.10	
				CLU2A.11	
				CLU3B.13	
18	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU0A.12	
				CLU1A.10	
				CLU2A.10	
				CLU3B.12	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
24	P0.2	Multifunction I/O	Yes	P0MAT.2	XTAL1
				INT0.2	ADC0.1
				INT1.2	CMP0P.1
				CLU0OUT	CMP0N.1
				CLU0A.9	
				CLU2B.8	
				CLU3A.8	
Center	GND	Ground			

Dimension Min Max

#### Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05mm.
- 5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.
- 6. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- 8. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 9. A 2 x 2 array of 1.10 mm square openings on a 1.30 mm pitch should be used for the center pad.
- 10. A No-Clean, Type-3 solder paste is recommended.
- 11. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### 7.3 QFN32 Package Marking



Figure 7.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

# 8. QFP32 Package Specifications

## 8.1 QFP32 Package Dimensions




Figure 8.1. QFP32 Package Drawing

Table 8.1. QFP32 Package Dimensions

Dimension	Min	Тур	Max								
A	_	_	1.20								
A1	0.05	_	0.15								
A2	0.95	1.00	1.05								
b	0.30	0.37	0.45								
С	0.09	_	0.20								
D	9.00 BSC										
D1	7.00 BSC										
е	0.80 BSC										
E	9.00 BSC										
E1	7.00 BSC										
L	0.50	0.60	0.70								

#### 8.3 QFP32 Package Marking




Figure 8.3. QFP32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

Dimension	Min	Тур	Max									
е	0.40 BSC											
e1		0.45 BSC										
J	1.60	1.70	1.80									
К	1.60	1.70	1.80									
L	0.35	0.40	0.45									
L1	0.25	0.30	0.35									
aaa	_	0.10	_									
bbb	_	0.10	_									
ccc	_	0.08	_									
ddd	_	0.1	_									
eee	_	0.1	_									

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC Solid State Outline MO-248 but includes custom features which are toleranced per supplier designation.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Dimension Min Max

#### Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-SM-782 guidelines.
- 4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.
- 5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 6. The stencil thickness should be 0.125 mm (5 mils).
- 7. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 8. A 2 x 1 array of 0.7 mm x 1.6 mm openings on a 0.9 mm pitch should be used for the center pad.
- 9. A No-Clean, Type-3 solder paste is recommended.
- 10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### 9.3 QFN24 Package Marking




Figure 9.3. QFN24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

#### 10.2 QSOP24 PCB Land Pattern




Figure 10.2. QSOP24 PCB Land Pattern Drawing

Table 10.2. QSOP24 PCB Land Pattern Dimensions

Dimension	Min	Мах								
С	5.20	5.30								
E	0.635 BSC									
Х	0.30	0.40								
Υ	1.50	1.60								

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This land pattern design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60  $\mu$ m minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A No-Clean, Type-3 solder paste is recommended.
- 8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# **Table of Contents**

1.	1. Feature List	
2.	2. Ordering Information	
3.	3. System Overview	
	3.1 Introduction	
	3.2 Power	
	3.3 I/O	
	3.4 Clocking	
	3.5 Counters/Timers and PWM	
	3.6 Communications and Other Digital Peripherals	
	3.7 Analog	
	3.8 Reset Sources	
	3.9 Debugging	
	3.10 Bootloader	
1	4. Electrical Specifications	
4.	4.1 Electrical Characteristics	
	4.1 Recommended Operating Conditions	
	4.1.2 Power Consumption	
	4.1.3 Reset and Supply Monitor	
	4.1.4 Flash Memory	
	4.1.5 Power Management Timing	
	4.1.7 External Clock Input	
	4.1.8 Crystal Oscillator	
	4.1.9 ADC	
	4.1.10 Voltage Reference	
	4.1.12 DACs	
	4.1.13 Comparators	
	4.1.14 Configurable Logic	
	4.1.15 Port I/O	
	4.2 Thermal Conditions	
	4.3 Absolute Maximum Ratings	
	· ·	
5.	5. Typical Connection Diagrams	
	5.1 Power	
	5.2 Debug	
	5.3 Other Connections	
6.	6. Pin Definitions	
	6.1 EFM8LB1x-QFN32 Pin Definitions	

	6.2 EFM8LB1x-QFP32 Pin Definitions .																						.38
	6.3 EFM8LB1x-QFN24 Pin Definitions .																						.43
	6.4 EFM8LB1x-QSOP24 Pin Definitions																						.48
7.	QFN32 Package Specifications																						53
	7.1 QFN32 Package Dimensions																						.53
	7.2 QFN32 PCB Land Pattern			-																			.55
	7.3 QFN32 Package Marking																						.56
8.	QFP32 Package Specifications																						57
	8.1 QFP32 Package Dimensions																						.57
	8.2 QFP32 PCB Land Pattern																						.59
	8.3 QFP32 Package Marking																						.60
9.	QFN24 Package Specifications																						61
-	9.1 QFN24 Package Dimensions																						
	9.2 QFN24 PCB Land Pattern																						
	9.3 QFN24 Package Marking																						
10	. QSOP24 Package Specifications .																						
	10.1 QSOP24 Package Dimensions .																						
	10.2 QSOP24 PCB Land Pattern																						
	10.3 QSOP24 Package Marking																						
11	. Revision History																						
•	11.1 Revision 1.01																						
	11.2 Revision 1.0																						
	11.3 Revision 0.5																						
	11.4 Revision 0.4																						
	11.5 Revision 0.3																						
	11.6 Revision 0.1																						
	11.0 1.0 1.0 1.0 1.1 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	.55

70