



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	72MHz
Connectivity	I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	28
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 20x14b; D/A 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-TQFP
Supplier Device Package	32-QFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8lb12f32e-b-qfp32

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2. Ordering Information



Figure 2.1. EFM8LB1 Part Numbering

All EFM8LB1 family members have the following features:

- CIP-51 Core running up to 72 MHz
- Three Internal Oscillators (72 MHz, 24.5 MHz and 80 kHz)
- SMBus
- I2C Slave
- SPI
- 2 UARTs
- · 6-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- Six 16-bit Timers
- Four Configurable Logic Units
- 14-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, temperature sensor, channel sequencer, and directto-XRAM data transfer
- Two Analog Comparators
- 16-bit CRC Unit
- AEC-Q100 qualified (pending)

In addition to these features, each part number in the EFM8LB1 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Voltage DACs	Comparator 0 Inputs	Comparator 1 Inputs	Bootloader Type	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8LB12F64E-B-QFN32	64	4352	29	20	4	10	9	UART	Yes	-40 to +105 °C	QFN32
EFM8LB12F64E-B-QFP32	64	4352	28	20	4	10	9	UART	Yes	-40 to +105 °C	QFP32
EFM8LB12F64E-B-QFN24	64	4352	20	12	4	6	6	UART	Yes	-40 to +105 °C	QFN24

Table 2.1. Product Selection Guide

3.7 Analog

14/12/10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 14-, 12-, and 10-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 20 external inputs
- · Single-ended 14-bit, 12-bit and 10-bit modes
- Supports an output update rate of up to 1 Msps in 12-bit mode
- Channel sequencer logic with direct-to-XDATA output transfers
- Operation in a low power mode at lower conversion speeds
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- Output data window comparator allows automatic range checking
- Support for output data accumulation
- Conversion complete and window compare interrupts supported
- Flexible output data formatting
- Includes a fully-internal fast-settling 1.65 V reference and an on-chip precision 2.4 / 1.2 V reference, with support for using the supply as the reference, an external reference and signal ground
- Integrated factory-calibrated temperature sensor

12-Bit Digital-to-Analog Converters (DAC0, DAC1, DAC2, DAC3)

The DAC modules are 12-bit Digital-to-Analog Converters with the capability to synchronize multiple outputs together. The DACs are fully configurable under software control. The voltage reference for the DACs is selectable between internal and external reference sources.

- Voltage output with 12-bit performance
- · Hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
- Outputs may be configured to persist through reset and maintain output state to avoid system disruption
- Multiple DAC outputs can be synchronized together
- · DAC pairs (DAC0 and 1 or DAC2 and 3) support complementary output waveform generation
- · Outputs may be switched between two levels according to state of configurable logic / PWM input trigger
- Flexible input data formatting
- · Supports references from internal supply, on-chip precision reference, or external VREF pin

Low Current Comparators (CMP0, CMP1)

An analog comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator includes the following features:

- · Up to 10 (CMP0) or 9 (CMP1) external positive inputs
- Up to 10 (CMP0) or 9 (CMP1) external negative inputs
- Additional input options:
 - Internal connection to LDO output
 - Direct connection to GND
 - Direct connection to VDD
 - Dedicated 6-bit reference DAC
- Synchronous and asynchronous outputs can be routed to pins via crossbar
- Programmable hysteresis between 0 and ±20 mV
- Programmable response time
- Interrupts generated on rising, falling, or both edges
- PWM output kill feature

4.1.2 Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Digital Core Supply Current						
Normal Mode-Full speed with code	I _{DD}	F _{SYSCLK} = 72 MHz (HFOSC1) ²	_	12.9	15	mA
		F _{SYSCLK} = 24.5 MHz (HFOSC0) ²	_	4.2	5	mA
		F _{SYSCLK} = 1.53 MHz (HFOSC0) ²	—	625	1050	μA
		F _{SYSCLK} = 80 kHz ³	_	155	575	μA
Idle Mode-Core halted with periph-	I _{DD}	F _{SYSCLK} = 72 MHz (HFOSC1) ²	_	9.6	11.1	mA
		F _{SYSCLK} = 24.5 MHz (HFOSC0) ²	_	3.14	3.8	mA
		F _{SYSCLK} = 1.53 MHz (HFOSC0) ²	_	520	950	μA
		F _{SYSCLK} = 80 kHz ³	_	135	550	μA
Suspend Mode-Core halted and	I _{DD}	LFO Running	—	125	545	μA
high frequency clocks stopped, Supply monitor off.		LFO Stopped		120	535	μA
Snooze Mode-Core halted and	I _{DD}	LFO Running	—	23	430	μA
Regulator in low-power state, Sup- ply monitor off.		LFO Stopped		19	425	μA
Stop Mode—Core halted and all clocks stopped,Internal LDO On, Supply monitor off.	I _{DD}		_	120	535	μA
Shutdown Mode—Core halted and all clocks stopped,Internal LDO Off, Supply monitor off.	I _{DD}		_	0.2	2.1	μA
Analog Peripheral Supply Current	ts		1		1	
High-Frequency Oscillator 0	I _{HFOSC0}	Operating at 24.5 MHz,	_	120	135	μA
		T _A = 25 °C				
High-Frequency Oscillator 1	I _{HFOSC1}	Operating at 72 MHz,	_	1285	1340	μA
		T _A = 25 °C				
Low-Frequency Oscillator	ILFOSC	Operating at 80 kHz,		3.7	6	μA
		T _A = 25 °C				

Table 4.2. Power Consumption

Table 4.9. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N _{bits}	14 Bit Mode	t Mode 14			Bits
		12 Bit Mode 12			Bits	
		10 Bit Mode		10		Bits
Throughput Rate	f _S	14 Bit Mode	—	_	900	ksps
(High Speed Mode)		12 Bit Mode	_	_	1	Msps
		10 Bit Mode	—	—	1.125	Msps
Throughput Rate	f _S	14 Bit Mode	—	—	320	ksps
(Low Power Mode)		12 Bit Mode	—	_	340	ksps
		10 Bit Mode	—	—	360	ksps
Tracking Time	t _{TRK}	High Speed Mode	217.8 ¹	—	_	ns
		Low Power Mode	450	_	_	ns
Power-On Time	t _{PWR}		1.2	_	_	μs
SAR Clock Frequency	f _{SAR}	High Speed Mode	_	_	18.36	MHz
		Low Power Mode	_	_	12.25	MHz
Conversion Time ²	t _{CNV}	14-Bit Conversion,	n, 0.81			μs
		SAR Clock =18 MHz,				
		System Clock = 72 MHz.				
		12-Bit Conversion,		0.7		μs
		SAR Clock =18 MHz,				
		System Clock = 72 MHz.				
		10-Bit Conversion,		0.59		μs
		SAR Clock =18 MHz,				
		System Clock = 72 MHz.				
Sample/Hold Capacitor	C _{SAR}	Gain = 1	_	5.2	_	pF
		Gain = 0.75	_	3.9	_	pF
		Gain = 0.5	—	2.6	_	pF
		Gain = 0.25	_	1.3	_	pF
Input Pin Capacitance	C _{IN}	High Quality Input	_	20	_	pF
		Normal Input	—	20	—	pF
Input Mux Impedance	R _{MUX}	High Quality Input	—	330	_	Ω
		Normal Input	_	550	—	Ω
Voltage Reference Range	V _{REF}		1	_	V _{IO}	V
Input Voltage Range ³	V _{IN}		0	_	V _{REF} / Gain	V

5.2 Debug

The diagram below shows a typical connection diagram for the debug connections pins. The pin sharing resistors are only required if the functionality on the C2D (a GPIO pin) and the C2CK (RSTb) is routed to external circuitry. For example, if the RSTb pin is connected to an external switch with debouncing filter or if the GPIO sharing with the C2D pin is connected to an external circuit, the pin sharing resistors and connections to the debug adapter must be placed on the hardware. Otherwise, these components and connections can be omitted.

For more information on debug connections, see the example schematics and information available in AN127: "Pin Sharing Techniques for the C2 Interface." Application notes can be found on the Silicon Labs website (http://www.silabs.com/8bit-appnotes) or in Simplicity Studio.



Figure 5.2. Debug Connection Diagram

5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN203: "8-bit MCU Printed Circuit Board Design Notes" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
Number	DO O	Multifum etian 1/0	N	DOMATO	
	P0.0		res		VREF
				IN I 1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
2	VIO	I/O Supply Power Input			
3	VDD	Supply Power Input			
4	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
5	P3.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			
6	P3.4	Multifunction I/O			
7	P3.3	Multifunction I/O			DAC3
8	P3.2	Multifunction I/O			DAC2
9	P3.1	Multifunction I/O			DAC1
10	P3.0	Multifunction I/O			DAC0
11	P2.6	Multifunction I/O			ADC0.19
					CMP1P.8
					CMP1N.8
12	P2.5	Multifunction I/O		CLU3OUT	ADC0.18
					CMP1P.7
					CMP1N.7
13	P2.4	Multifunction I/O			ADC0.17
					CMP1P.6
					CMP1N.6
14	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.16
				CLU1B.15	CMP1P.5
				CLU2B.15	CMP1N.5
				CLU3A.15	

Table 6.1. Pin Definitions for EFM8LB1x-QFN32

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
Number					
23	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.8
				CLU0A.13	CMP0P.8
				CLU1A.11	CMP0N.8
				CLU2B.10	
				CLU3A.12	
24	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.7
				CLU0B.12	CMP0P.7
				CLU1B.10	CMP0N.7
				CLU2A.11	
				CLU3B.13	
25	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU1OUT	CMP0P.6
				CLU0A.12	CMP0N.6
				CLU1A.10	CMP1P.1
				CLU2A.10	CMP1N.1
				CLU3B.12	
26	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU0B.11	CMP1P.0
				CLU1B.9	CMP1N.0
				CLU3A.11	
27	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	
				CLU0A.11	
				CLU1B.8	
				CLU3A.10	
28	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
24	P0.2	Multifunction I/O	Yes	P0MAT.2	XTAL1
				INT0.2	ADC0.1
				INT1.2	CMP0P.1
				CLU0OUT	CMP0N.1
				CLU0A.9	
				CLU2B.8	
				CLU3A.8	
Center	GND	Ground			

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
2	P0.2	Multifunction I/O	Yes	P0MAT.2	XTAL1
				INT0.2	ADC0.1
				INT1.2	CMP0P.1
				CLU0OUT	CMP0N.1
				CLU0A.9	
				CLU2B.8	
				CLU3A.8	
3	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.0
				INT0.1	CMP0P.0
				INT1.1	CMP0N.0
				CLU0B.8	AGND
				CLU2A.9	
				CLU3B.9	
4	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
5	GND	Ground			
6	VDD / VIO	Supply Power Input			
7	RSTb /	Active-low Reset /			
	С2СК	C2 Debug Clock			
8	P3.0 /	Multifunction I/O /			
	C2D	C2 Debug Data			
9	P2.3	Multifunction I/O	Yes	P2MAT.3	DAC3
				CLU1B.15	
				CLU2B.15	
				CLU3A.15	
10	P2.2	Multifunction I/O	Yes	P2MAT.2	DAC2
				CLU1A.15	
				CLU2B.14	
				CLU3A.14	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
11	P2.1	Multifunction I/O	Yes	P2MAT.1	DAC1
				CLU1B.14	
				CLU2A.15	
				CLU3B.15	
12	P2.0	Multifunction I/O	Yes	P2MAT.0	DAC0
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	
13	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.12
				CLU0B.15	CMP1P.6
				CLU1B.13	CMP1N.6
				CLU2A.13	
14	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.11
				CLU3OUT	CMP1P.5
				CLU0A.15	CMP1N.5
				CLU1B.12	
				CLU2A.12	
15	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.10
				CLU2OUT	CMP1P.4
				CLU0B.14	CMP1N.4
				CLU1A.13	
				CLU2B.13	
16	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.9
				I2C0_SCL	CMP1P.3
				CLU0A.14	CMP1N.3
				CLU1A.12	
				CLU2B.12	
17	P1.3	Multifunction I/O	Yes	P1MAT.3	CMP1P.2
				I2C0_SDA	CMP1N.2
				CLU0B.13	
				CLU1B.11	
				CLU2B.11	
				CLU3A.13	

7.2 QFN32 PCB Land Pattern



Figure 7.2. QFN32 PCB Land Pattern Drawing

Table 7.2.	QFN32 PCB L	and Pattern	Dimensions
------------	-------------	-------------	------------

Dimension	Min	Мах
C1	_	4.10
C2	_	4.10
X1	—	0.2
X2	_	3.0
Y1	—	0.7
Y2	_	3.0
e	_	0.4

Dimension	Min	Тур	Мах		
ааа		0.20			
bbb	0.20				
ссс	0.10				
ddd	0.20				
theta	0°	3.5°	7 °		
Note:	•				

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MS-026.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.2 QFP32 PCB Land Pattern



Figure 8.2. QFP32 PCB Land Pattern Drawing

Table 8.2.	QFP32 PCB	Land Pattern	Dimensions
------------	-----------	--------------	------------

Dimension	Min	Мах						
C1	8.40	8.50						
C2	8.40	8.50						
E	0.80 BSC							
X1	0.55							
Y1	1.5							

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

9. QFN24 Package Specifications

9.1 QFN24 Package Dimensions



Figure 9.1. QFN24 Package Drawing

Dimension	Min	Тур	Мах				
A	0.8	0.9					
A1	0.00	0.05					
A2	—	—					
A3	0.203 REF						
b	0.15	0.25					
b1	0.25	0.35					
D	3.00 BSC						
E	3.00 BSC						

Dimension	Min	Мах
Note:		
1. All dimensions shown are in millimeters	(mm) unless otherwise noted.	
2. Dimensioning and Tolerancing is per the	e ANSI Y14.5M-1994 specification.	
3. This Land Pattern Design is based on th	e IPC-SM-782 guidelines.	
 All metal pads are to be non-solder mas minimum, all the way around the pad. 	k defined (NSMD). Clearance between the so	lder mask and the metal pad is to be 60 μm
5. A stainless steel, laser-cut and electro-p	olished stencil with trapezoidal walls should b	be used to assure good solder paste release.
6. The stencil thickness should be 0.125 m	ım (5 mils).	
7. The ratio of stencil aperture to land pad	size should be 1:1 for all perimeter pads.	
8. A 2 x 1 array of 0.7 mm x 1.6 mm openi	ngs on a 0.9 mm pitch should be used for the	center pad.
9. A No-Clean, Type-3 solder paste is reco	mmended.	

10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9.3 QFN24 Package Marking



Figure 9.3. QFN24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

10. QSOP24 Package Specifications

10.1 QSOP24 Package Dimensions



Figure 10.1. QSOP24 Package Drawing

Table 10.1. QSOP24 Package Dimensions

Dimension	Min	Тур	Мах					
A	_	—	1.75					
A1	0.10	—	0.25					
b	0.20	—	0.30					
с	0.10	—	0.25					
D	8.65 BSC							
E	6.00 BSC							
E1	3.90 BSC							
е		0.635 BSC						
L	0.40	_	1.27					
theta	0°	—	8°					

Min	Тур	Мах
	0.20	
	0.18	
	0.10	
	0.10	
		Min Typ 0.20 0.18 0.10 0.10

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-137, variation AE.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

10.2 QSOP24 PCB Land Pattern



Figure 10.2. QSOP24 PCB Land Pattern Drawing

Table 10.2.	QSOP24 PCB Land Pattern Dimension	າຣ

Dimension	Min	Мах					
С	5.20	5.30					
E	0.635 BSC						
x	0.30	0.40					
Y	1.50	1.60					

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This land pattern design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

	6.2 EFM8LB1x-QFP32 Pin Definitions															.38
	6.3 EFM8LB1x-QFN24 Pin Definitions															.43
	6.4 EFM8LB1x-QSOP24 Pin Definitions															.48
7.	7. QFN32 Package Specifications.															53
	7.1 QFN32 Package Dimensions															.53
	7.2 QFN32 PCB Land Pattern															.55
	7.3 QFN32 Package Marking															.56
8	8 OFP32 Package Specifications															57
0.	8.1 OEP32 Package Dimensions	•••	•••	• •	•	• •	•	•	•	•	•	•	•	•	•	57
	8.2 QEP32 PCB Land Pattern				•		•	•	•	•	•	•	•	•	•	.07
	8.3 OEP32 Package Marking				•		•	•	•	•	•	•	•	•	•	.00
•					•		•	•	•	•	•	•	•	•	•	.00
9.		•••	•••	• •	•	•••	•	•	•	•	•	•	•	•	•	61
	9.1 QFN24 Package Dimensions		• •		•	• •	•	•	•	•	•	•	•	•	•	.01
	9.2 QFN24 PCB Land Pattern		• •		•	• •	•	•	•	•	•	•	•	•	·	.03
			• •		•	• •	•	•	•	•	•	•	•	•	·	.04
10	10. QSOP24 Package Specifications	•••	•••	• •	•	• •	•	•	•	•	•	•	•	•	·	65
	10.1 QSOP24 Package Dimensions				•		•	•	•	•	•	•	•	•	·	.65
	10.2 QSOP24 PCB Land Pattern				•		•	•	•	•	•	•	•	•	•	.67
	10.3 QSOP24 Package Marking				•		•	•	•	•	•	•	•	•	•	.68
11	11. Revision History				•		•	•	•	•	•	•	•	•	•	69
	11.1 Revision 1.01						•	•	•		•	•	•	•		.69
	11.2 Revision 1.0				•											.69
	11.3 Revision 0.5							•	•		•	•	•	•		.69
	11.4 Revision 0.4							•	•		•	•	•	•		.69
	11.5 Revision 0.3							•	•		•	•	•	•		.69
	11.6 Revision 0.1							•			•					.69
Та	Table of Contents															70

Silicon Labs



Simplicity Studio⁴

Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







www.silabs.com/quality

Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com