

#### Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Obsolete
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	72MHz
Connectivity	I <sup>2</sup> C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	20
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 12x14b; D/A 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	24-VFQFN Exposed Pad
Supplier Device Package	24-QFN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8lb12f32es0-b-qfn24r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## EFM8LB1 Data Sheet Ordering Information

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Voltage DACs	Comparator 0 Inputs	Comparator 1 Inputs	Bootloader Type	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8LB12F64E-B-QSOP24	64	4352	21	13	4	6	7	UART	Yes	-40 to +105 °C	QSOP24
EFM8LB12F64ES0-B-QFN32	64	4352	29	20	4	10	9	SMBus	Yes	-40 to +105 °C	QFN32
EFM8LB12F64ES0-B-QFN24	64	4352	20	12	4	6	6	SMBus	Yes	-40 to +105 °C	QFN24
EFM8LB12F32E-B-QFN32	32	2304	29	20	4	10	9	UART	Yes	-40 to +105 °C	QFN32
EFM8LB12F32E-B-QFP32	32	2304	28	20	4	10	9	UART	Yes	-40 to +105 °C	QFP32
EFM8LB12F32E-B-QFN24	32	2304	20	12	4	6	6	UART	Yes	-40 to +105 °C	QFN24
EFM8LB12F32E-B-QSOP24	32	2304	21	13	4	6	7	UART	Yes	-40 to +105 °C	QSOP24
EFM8LB12F32ES0-B-QFN32	32	2304	29	20	4	10	9	SMBus	Yes	-40 to +105 °C	QFN32
EFM8LB12F32ES0-B-QFN24	32	2304	20	12	4	6	6	SMBus	Yes	-40 to +105 °C	QFN24
EFM8LB11F32E-B-QFN32	32	2304	29	20	2 <sup>1</sup>	10	9	UART	Yes	-40 to +105 °C	QFN32
EFM8LB11F32E-B-QFP32	32	2304	28	20	2 <sup>1</sup>	10	9	UART	Yes	-40 to +105 °C	QFP32
EFM8LB11F32E-B-QFN24	32	2304	20	12	2 <sup>1</sup>	6	6	UART	Yes	-40 to +105 °C	QFN24
EFM8LB11F32E-B-QSOP24	32	2304	21	13	2 <sup>1</sup>	6	7	UART	Yes	-40 to +105 °C	QSOP24
EFM8LB11F32ES0-B-QFN32	32	2304	29	20	2 <sup>1</sup>	10	9	SMBus	Yes	-40 to +105 °C	QFN32
EFM8LB11F32ES0-B-QFN24	32	2304	20	12	2 <sup>1</sup>	6	6	SMBus	Yes	-40 to +105 °C	QFN24
EFM8LB11F16E-B-QFN32	16	1280	29	20	2 <sup>1</sup>	10	9	UART	Yes	-40 to +105 °C	QFN32
EFM8LB11F16E-B-QFP32	16	1280	28	20	2 <sup>1</sup>	10	9	UART	Yes	-40 to +105 °C	QFP32
EFM8LB11F16E-B-QFN24	16	1280	20	12	2 <sup>1</sup>	6	6	UART	Yes	-40 to +105 °C	QFN24
EFM8LB11F16E-B-QSOP24	16	1280	21	13	2 <sup>1</sup>	6	7	UART	Yes	-40 to +105 °C	QSOP24
EFM8LB11F16ES0-B-QFN32	16	1280	29	20	2 <sup>1</sup>	10	9	SMBus	Yes	-40 to +105 °C	QFN32
EFM8LB11F16ES0-B-QFN24	16	1280	20	12	2 <sup>1</sup>	6	6	SMBus	Yes	-40 to +105 °C	QFN24
EFM8LB10F16E-B-QFN32	16	1280	29	20	0	10	9	UART	Yes	-40 to +105 °C	QFN32
EFM8LB10F16E-B-QFP32	16	1280	28	20	0	10	9	UART	Yes	-40 to +105 °C	QFP32
EFM8LB10F16E-B-QFN24	16	1280	20	12	0	6	6	UART	Yes	-40 to +105 °C	QFN24
EFM8LB10F16E-B-QSOP24	16	1280	21	13	0	6	7	UART	Yes	-40 to +105 °C	QSOP24
EFM8LB10F16ES0-B-QFN32	16	1280	29	20	0	10	9	SMBus	Yes	-40 to +105 °C	QFN32
EFM8LB10F16ES0-B-QFN24	16	1280	20	12	0	6	6	SMBus	Yes	-40 to +105 °C	QFN24
Note:											

1. DAC0 and DAC1 are enabled on devices with 2 DACs available.

### 3.10 Bootloader

All devices come pre-programmed with a UART0 bootloader or an SMBus bootloader. These bootloaders reside in the code security page, which is the last page of code flash; they can be erased if they are not needed.

The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the bootloader in the system. Any other value in this location indicates that the bootloader is not present in flash.

When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The bootloader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader is not present, the device will jump to the reset vector of 0x0000 after any reset.

More information about the bootloader protocol and usage can be found in *AN945: EFM8 Factory Bootloader User Guide*. Application notes can be found on the Silicon Labs website (www.silabs.com/8bit-appnotes) or within Simplicity Studio by using the [Application Notes] tile.




Figure 3.2. Flash Memory Map with Bootloader - 62.5 KB Devices

Table 3.2.	Summary	of Pins fo	or Bootloader	Communication
------------	---------	------------	---------------	---------------

Bootloader	Pins for Bootload Communication
UART	TX – P0.4
	RX – P0.5
SMBus	P0.2 – SDA <sup>1</sup>
	P0.3 – SCL <sup>1</sup>

## Bootloader

## Pins for Bootload Communication

## Note:

1. The STK uses these pins for another purpose, so there is a special SMBus bootloader build for the STK only included in *AN945: EFM8 Factory Bootloader User Guide* that uses P1.2 (SDA) and P1.3 (SCL).

### Table 3.3. Summary of Pins for Bootload Mode Entry

Device Package	Pin for Bootload Mode Entry
QFN32	P3.7 / C2D
QFP32	P3.7 / C2D
QFN24	P3.0 / C2D
QSOP24	P3.0 / C2D

# 4. Electrical Specifications

## 4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in Table 4.1 Recommended Operating Conditions on page 14, unless stated otherwise.

Table 4.1. Recommended Operating Conditions

## 4.1.1 Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Operating Supply Voltage on VDD	V <sub>DD</sub>		2.2	_	3.6	V
Operating Supply Voltage on VIO <sup>2,</sup> 3	V <sub>IO</sub>		2.2		V <sub>DD</sub>	V
System Clock Frequency	f <sub>SYSCLK</sub>		0	—	73.5	MHz
Operating Ambient Temperature	T <sub>A</sub>		-40	_	105	°C
Note:						

Note:

1. All voltages with respect to GND

2. In certain package configurations, the VIO and VDD supplies are bonded to the same pin.

3. GPIO levels are undefined whenever VIO is less than 1 V.

## 4.1.2 Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Digital Core Supply Current	1		1			
Normal Mode-Full speed with code executing from flash	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 72 MHz (HFOSC1) <sup>2</sup>	_	12.9	15	mA
		F <sub>SYSCLK</sub> = 24.5 MHz (HFOSC0) <sup>2</sup>	_	4.2	5	mA
		F <sub>SYSCLK</sub> = 1.53 MHz (HFOSC0) <sup>2</sup>	_	625	1050	μA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>	_	155	575	μA
dle Mode-Core halted with periph-	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 72 MHz (HFOSC1) <sup>2</sup>	_	9.6	11.1	mA
erals running		F <sub>SYSCLK</sub> = 24.5 MHz (HFOSC0) <sup>2</sup>	_	3.14	3.8	mA
		F <sub>SYSCLK</sub> = 1.53 MHz (HFOSC0) <sup>2</sup>	_	520	950	μA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>	_	135	550	μA
Suspend Mode-Core halted and high frequency clocks stopped, Supply monitor off.	IDD	LFO Running	_	125	545	μA
		LFO Stopped	_	120	535	μA
Snooze Mode-Core halted and	I <sub>DD</sub>	LFO Running	_	23	430	μA
nigh frequency clocks stopped. Regulator in low-power state, Sup- oly monitor off.		LFO Stopped	-	19	425	μA
Stop Mode—Core halted and all clocks stopped,Internal LDO On, Supply monitor off.	I <sub>DD</sub>		_	120	535	μA
Shutdown Mode—Core halted and all clocks stopped,Internal LDO Off, Supply monitor off.	IDD		_	0.2	2.1	μA
Analog Peripheral Supply Current	ts					
High-Frequency Oscillator 0	I <sub>HFOSC0</sub>	Operating at 24.5 MHz,	_	120	135	μA
		T <sub>A</sub> = 25 °C				
High-Frequency Oscillator 1	I <sub>HFOSC1</sub>	Operating at 72 MHz,	_	1285	1340	μA
		T <sub>A</sub> = 25 °C				
_ow-Frequency Oscillator	I <sub>LFOSC</sub>	Operating at 80 kHz,	_	3.7	6	μA
		T <sub>A</sub> = 25 °C				

# Table 4.2. Power Consumption

## 4.1.7 External Clock Input

## Table 4.7. External Clock Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock	f <sub>CMOS</sub>		0	—	50	MHz
Frequency (at EXTCLK pin)						
External Input CMOS Clock High Time	t <sub>CMOSH</sub>		9		_	ns
External Input CMOS Clock Low Time	t <sub>CMOSL</sub>		9			ns

## 4.1.8 Crystal Oscillator

## Table 4.8. Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	f <sub>XTAL</sub>		0.02	-	25	MHz
Crystal Drive Current	I <sub>XTAL</sub>	XFCN = 0	_	0.5	—	μA
		XFCN = 1	_	1.5	—	μA
		XFCN = 2	—	4.8	—	μA
		XFCN = 3	—	14	_	μA
		XFCN = 4	—	40	_	μA
		XFCN = 5	—	120	_	μA
		XFCN = 6	_	550	_	μA
		XFCN = 7	_	2.6	—	mA

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Power Supply Rejection Ratio	PSRR <sub>ADC</sub>	At 1 kHz	_	66	_	dB
		At 1 MHz	_	43	_	dB
DC Performance	·		·			
Integral Nonlinearity	INL	14 Bit Mode	-3.5 <sup>4</sup>	-1.2 / +5	8.5 <sup>4</sup>	LSB
		12 Bit Mode	-1.9	-0.35 / +1	1.9	LSB
		10 Bit Mode	-0.6	±0.2	0.6	LSB
Differential Nonlinearity (Guaran-	DNL	14 Bit Mode	-14	±1	2.5 <sup>4</sup>	LSB
teed Monotonic)		12 Bit Mode	-0.9	±0.3	0.9	LSB
		10 Bit Mode	-0.5	±0.2	0.5	LSB
Offset Error <sup>5</sup>	E <sub>OFF</sub>	14 Bit Mode	-84	-2.5	84	LSB
		12 Bit Mode	-2	0	2	LSB
		10 Bit Mode	-1	0	1	LSB
Offset Temperature Coefficient	TC <sub>OFF</sub>		_	0.011	_	LSB/°C
Slope Error	E <sub>M</sub>	14 Bit Mode	-15 <sup>4</sup>	_	15 <sup>4</sup>	LSB
		12 Bit Mode	-2.6	_	2.6	LSB
		10 Bit Mode	-1.1	_	1.1	LSB
Dynamic Performance 10 kHz Si	ne Wave Inp	ut 1 dB below full scale, Max thr	oughput, usin	g AGND pin		
Signal-to-Noise	SNR	14 Bit Mode	66 <sup>4</sup>	72	_	dB
		12 Bit Mode	64	68	_	dB
		10 Bit Mode	59	61	_	dB
Signal-to-Noise Plus Distortion	SNDR	14 Bit Mode	66 <sup>4</sup>	72	_	dB
		12 Bit Mode	64	68		dB
		10 Bit Mode	59	61	_	dB
Total Harmonic Distortion (Up to	THD	14 Bit Mode	_	-74	_	dB
5th Harmonic)		12 Bit Mode		-72	_	dB
		10 Bit Mode	_	-69	_	dB
Spurious-Free Dynamic Range	SFDR	14 Bit Mode		74	_	dB
		12 Bit Mode	_	74	_	dB
		10 Bit Mode	_	71	_	dB

### Note:

1. This time is equivalent to four periods of a clock running at 18 MHz + 2%.

2. Conversion Time does not include Tracking Time. Total Conversion Time is:

Total Conversion Time = [RPT × (ADTK + NUMBITS + 1) × T(SARCLK)] + (T(ADCCLK) × 4)

where RPT is the number of conversions represented by the ADRPT field and ADCCLK is the clock selected for the ADC.

3. Absolute input pin voltage is limited by the  $\ensuremath{\mathsf{V}_{\mathsf{IO}}}$  supply.

4. Measured with characterization data and not production tested.

5. The offset is determined using curve fitting since the specification is measured using linear search where the intercept is always positive.

## 4.1.10 Voltage Reference

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Internal Fast Settling Reference						
Output Voltage	V <sub>REFFS</sub>		1.62	1.65	1.68	V
(Full Temperature and Supply Range)						
Temperature Coefficient	TC <sub>REFFS</sub>		_	50	_	ppm/°C
Turn-on Time	t <sub>REFFS</sub>		_	—	1.5	μs
Power Supply Rejection	PSRR <sub>REF</sub> FS		—	400	_	ppm/V
On-chip Precision Reference	I.					
Valid Supply Range	V <sub>DD</sub>	1.2 V Output	2.2		3.6	V
		2.4 V Output	2.7	_	3.6	V
Output Voltage	V <sub>REFP</sub>	1.2 V Output, V <sub>DD</sub> = 3.3 V, T = 25 °C	1.195	1.2	1.205	V
		1.2 V Output	1.18	1.2	1.22	V
		2.4 V Output, V <sub>DD</sub> = 3.3 V, T = 25 °C	2.39	2.4	2.41	V
		2.4 V Output	2.36	2.4	2.44	V
Turn-on Time, settling to 0.5 LSB	tvrefp	4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin	—	3	_	ms
		0.1 μF ceramic bypass on VREF pin	—	100	_	μs
Load Regulation	LR <sub>VREFP</sub>	VREF = 2.4 V, Load = 0 to 200 $\mu$ A to GND	—	8	_	μV/μΑ
		VREF = 1.2 V, Load = 0 to 200 μA to GND	—	5	_	μV/μΑ
Load Capacitor	C <sub>VREFP</sub>	Load = 0 to 200 µA to GND	0.1	_	—	μF
Short-circuit current	ISC <sub>VREFP</sub>		_		8	mA
Power Supply Rejection	PSRR <sub>VRE</sub> FP		_	75	_	dB
External Reference						
Input Current	I <sub>EXTREF</sub>	ADC Sample Rate = 1 Msps; VREF = 3.0 V	_	5	_	μΑ

### 4.1.11 Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Uncalibrated Offset	V <sub>OFF</sub>	T <sub>A</sub> = 0 °C		751		mV
Uncalibrated Offset Error <sup>1</sup>	EOFF	T <sub>A</sub> = 0 °C		19		mV
Slope	м			2.82	_	mV/°C
Slope Error <sup>1</sup>	E <sub>M</sub>		_	29	_	µV/°C
Linearity	LIN	T = 0 °C to 70 °C	-	-0.1 to 0.15	_	°C
		T = -20 °C to 85 °C	-	-0.2 to 0.35	_	°C
		T = -40 °C to 105 °C	_	-0.4 to 0.8	_	°C
Turn-on Time	t <sub>ON</sub>		_	3.5	_	μs
Temp Sensor Error Using Typical		T = 0 °C to 70 °C	-2.6	_	1.8	°C
Slope and Factory-Calibrated Off- set <sup>2, 3</sup>		T = -20 °C to 85 °C	-2.9	_	2.7	°C
		T = -40 °C to 105 °C	-3.2	_	4.2	°C

### Table 4.11. Temperature Sensor

## Note:

1. Represents one standard deviation from the mean.

2. The factory-calibrated offset value is stored in the read-only area of flash in locations 0xFFD4 (low byte) and 0xFFD5 (high byte). The 14-bit result represents the output of the ADC when sampling the temp sensor using the 1.65 V internal voltage reference.

3. The temp sensor error includes the offset calibration error, slope error, and linearity error. The values are based upon characterization and are not tested across temperature in production. The values represent three standard deviations above and below the mean. Additional information on achieving high measurement accuracy is available in AN929: Accurate Temperature Sensing with the EFM8 Laser Bee MCU Family.

## 4.1.12 DACs

Table 4	.12. C	DACs
---------	--------	------

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N <sub>bits</sub>			12		Bits
Throughput Rate	f <sub>S</sub>		_	_	200	ksps
Integral Nonlinearity	INL	DAC0 and DAC2	-10	-1.77 / 1.56	10	LSB
		DAC1 and DAC3	-11.5	-2.73 / 1.11	11.5	LSB
Differential Nonlinearity	DNL		-1	_	1	LSB
Output Noise	VREF = 2.4 V f <sub>S</sub> = 0.1 Hz to 300 kHz			110		μV <sub>RMS</sub>
Slew Rate	SLEW		_	±1	_	V/µs
Output Settling Time to 1% Full- scale	tSETTLE	V <sub>OUT</sub> change between 25% and 75% Full Scale	_	2.6	5	μs
Power-on Time	t <sub>PWR</sub>		_	_	10	μs
Voltage Reference Range	V <sub>REF</sub>		1.15	_	V <sub>DD</sub>	V
Power Supply Rejection Ratio	PSRR	DC, V <sub>OUT</sub> = 50% Full Scale	_	78		dB
Total Harmonic Distortion	THD	V <sub>OUT</sub> = 10 kHz sine wave, 10% to 90%	54	-	_	dB
Offset Error	E <sub>OFF</sub>	VREF = 2.4 V	-8	0	8	LSB
Full-Scale Error	E <sub>FS</sub>	VREF = 2.4 V	-13	±5	13	LSB
External Load Impedance	R <sub>LOAD</sub>		2	_		kΩ
External Load Capacitance <sup>1</sup>	C <sub>LOAD</sub>			_	100	pF
Load Regulation		V <sub>OUT</sub> = 50% Full Scale		100	1300	μV/mA
		I <sub>OUT</sub> = -2 to 2 mA				

## Note:

1. No minimum external load capacitance is required. However, under low loading conditions, it is possible for the DAC output to glitch during start-up. If smooth start-up is required, the minimum loading capacitance at the pin should be a minimum of 10 pF.

# 5. Typical Connection Diagrams

### 5.1 Power

Figure 5.1 Power Connection Diagram on page 31 shows a typical connection diagram for the power pins of the device.




Figure 5.1. Power Connection Diagram

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
29	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
				CLU3B.10	
30	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.9	
				CLU3A.9	
31	P0.2	Multifunction I/O	Yes	P0MAT.2	XTAL1
				INT0.2	ADC0.1
				INT1.2	CMP0P.1
				CLU0OUT	CMP0N.1
				CLU0A.9	
				CLU2B.8	
				CLU3A.8	
32	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.0
				INT0.1	CMP0P.0
				INT1.1	CMP0N.0
				CLU0B.8	AGND
				CLU2A.9	
				CLU3B.9	
Center	GND	Ground			

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
6	P3.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			
7	P3.3	Multifunction I/O			DAC3
8	P3.2	Multifunction I/O			DAC2
9	P3.1	Multifunction I/O			DAC1
10	P3.0	Multifunction I/O			DAC0
11	P2.6	Multifunction I/O			ADC0.19
					CMP1P.8
					CMP1N.8
12	P2.5	Multifunction I/O		CLU3OUT	ADC0.18
					CMP1P.7
					CMP1N.7
13	P2.4	Multifunction I/O			ADC0.17
					CMP1P.6
					CMP1N.6
14	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.16
				CLU1B.15	CMP1P.5
				CLU2B.15	CMP1N.5
				CLU3A.15	
15	P2.2	Multifunction I/O	Yes	P2MAT.2	ADC0.15
				CLU2OUT	CMP1P.4
				CLU1A.15	CMP1N.4
				CLU2B.14	
				CLU3A.14	
16	P2.1	Multifunction I/O	Yes	P2MAT.1	ADC0.14
				I2C0_SCL	CMP1P.3
				CLU1B.14	CMP1N.3
				CLU2A.15	
				CLU3B.15	
17	P2.0	Multifunction I/O	Yes	P2MAT.0	CMP1P.2
				I2C0_SDA	CMP1N.2
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	






Table 6.3.	Pin Definitions	for EFM8LB1x-QFN24
------------	-----------------	--------------------

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.0
				INT0.1	CMP0P.0
				INT1.1	CMP0N.0
				CLU0B.8	AGND
				CLU2A.9	
				CLU3B.9	






Table 6.4.	Pin Definitions	for EFM8LB1x-QSOP24
------------	-----------------	---------------------

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.9	
				CLU3A.9	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
11	P2.1	Multifunction I/O	Yes	P2MAT.1	DAC1
				CLU1B.14	
				CLU2A.15	
				CLU3B.15	
12	P2.0	Multifunction I/O	Yes	P2MAT.0	DAC0
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	
13	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.12
				CLU0B.15	CMP1P.6
				CLU1B.13	CMP1N.6
				CLU2A.13	
14	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.11
				CLU3OUT	CMP1P.5
				CLU0A.15	CMP1N.5
				CLU1B.12	
				CLU2A.12	
15	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.10
				CLU2OUT	CMP1P.4
				CLU0B.14	CMP1N.4
				CLU1A.13	
				CLU2B.13	
16	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.9
				I2C0_SCL	CMP1P.3
				CLU0A.14	CMP1N.3
				CLU1A.12	
				CLU2B.12	
17	P1.3	Multifunction I/O	Yes	P1MAT.3	CMP1P.2
				I2C0_SDA	CMP1N.2
				CLU0B.13	
				CLU1B.11	
				CLU2B.11	
				CLU3A.13	

# 9. QFN24 Package Specifications

### 9.1 QFN24 Package Dimensions




Figure 9.1. QFN24 Package Drawing

Table 9.1.	QFN24 Package Dimensions
------------	--------------------------

Dimension	Min	Тур	Мах	
A	0.8	0.85	0.9	
A1	0.00	—	0.05	
A2	—	0.65	_	
A3	0.203 REF			
b	0.15	0.2	0.25	
b1	0.25	0.3	0.35	
D	3.00 BSC			
E		3.00 BSC		

### 9.2 QFN24 PCB Land Pattern




Figure 9.2. QFN24 PCB Land Pattern Drawing

## Table 9.2. QFN24 PCB Land Pattern Dimensions

Dimension	Min	Мах	
C1	3.00		
C2	3.00		
е	0.4 REF		
X1	0.20		
X2	1.80		
Y1	0.80		
Y2	1.80		
Y3	0.4		
f	2.50 REF		
С	0.25	0.35	

## 10. QSOP24 Package Specifications

## 10.1 QSOP24 Package Dimensions




Figure 10.1. QSOP24 Package Drawing

### Table 10.1. QSOP24 Package Dimensions

Dimension	Min	Тур	Мах
A	_	—	1.75
A1	0.10	—	0.25
b	0.20	—	0.30
С	0.10	_	0.25
D	8.65 BSC		
E	6.00 BSC		
E1	3.90 BSC		
e	0.635 BSC		
L	0.40	—	1.27
theta	0°	—	8°

Silicon Labs



Simplicity Studio<sup>4</sup>

## **Simplicity Studio**

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







www.silabs.com/quality

Support and Community community.silabs.com

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

# http://www.silabs.com