E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	72MHz
Connectivity	I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	28
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 20x14b; D/A 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8lb12f64e-b-qfn32

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2. Ordering Information



Figure 2.1. EFM8LB1 Part Numbering

All EFM8LB1 family members have the following features:

- CIP-51 Core running up to 72 MHz
- Three Internal Oscillators (72 MHz, 24.5 MHz and 80 kHz)
- SMBus
- I2C Slave
- SPI
- 2 UARTs
- · 6-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- Six 16-bit Timers
- Four Configurable Logic Units
- 14-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, temperature sensor, channel sequencer, and directto-XRAM data transfer
- Two Analog Comparators
- 16-bit CRC Unit
- AEC-Q100 qualified (pending)

In addition to these features, each part number in the EFM8LB1 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Voltage DACs	Comparator 0 Inputs	Comparator 1 Inputs	Bootloader Type	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8LB12F64E-B-QFN32	64	4352	29	20	4	10	9	UART	Yes	-40 to +105 °C	QFN32
EFM8LB12F64E-B-QFP32	64	4352	28	20	4	10	9	UART	Yes	-40 to +105 °C	QFP32
EFM8LB12F64E-B-QFN24	64	4352	20	12	4	6	6	UART	Yes	-40 to +105 °C	QFN24

Table 2.1. Product Selection Guide

EFM8LB1 Data Sheet Ordering Information

EFMalB12F64E-B-QGOP24 64 4352 21 13 4 6 7 UART Yes 40 to 4105 C QGOP44 EFMalB12F64ES0-B-QFN32 64 4352 20 12 4 6 SMBus Yes 40 to 4105 C QFN32 EFMalB12F32E-B-QFN32 32 204 20 12 4 6 GM Ves 40 to 4105 C QFN32 EFMalB12F32E-B-QFN32 32 204 20 12 4 6 G UART Yes 40 to 4105 C QFN32 EFMalB12F32E-B-QFN32 32 204 12 4 6 G UART Yes 40 to 4105 C QFN32 EFMalB12F32E-B-QFN32 320 204 12 4 6 G SMBus Yes 40 to 4105 C QFN32 EFMalB1732E-B-QFN2 32 204 12 12 16 G G SMBus Yes 40 to 4105 C QFN32 EFMalB11732E-B-QFN2 2 2	Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Voltage DACs	Comparator 0 Inputs	Comparator 1 Inputs	Bootloader Type	Pb-free (RoHS Compliant)	Temperature Range	Package
EFMalB12F34E80-B-QFN3264435229204109MBusYes40 to +105 CQFN32EFMalB12F34E8-DGFN32322304432204109UARTYes40 to +105 CQFN32EFMalB12F32E8-DGFN3232230420449UARTYes40 to +105 CQFN32EFMalB12F32E8-DGFN323223042012466UARTYes40 to +105 CQFN32EFMalB12F32E8-DGFN32322304201246GMBusYes40 to +105 CQFN32EFMalB12F32E8-DGFN32322304201246GMBusYes40 to +105 CQFN32EFMalB12F32E8-DGFN3232230420124109UARTYes40 to +105 CQFN32EFMalB11732E8-DGFN3232230420210109UARTYes40 to +105 CQFN32EFMalB11732E8-DGFN243220420210109UARTYes40 to +105 CQFN32EFMalB11732E8-DGFN243220420210109UARTYes40 to +105 CQFN32EFMalB11732E8-DGFN244222210109UARTYes40 to +105 CQFN32EFMalB11732E8-DGFN24412210109UARTYes<	EFM8LB12F64E-B-QSOP24	64	4352	21	13	4	6	7	UART	Yes	-40 to +105 °C	QSOP24
EFM8LB12F64ES0-B-QFN24 64 432 20 12 4 6 6 MBUs Yes 40.0 +105 °C QFN24 EFM8LB12F32E-B-QFN23 32 230 28 20 4 10 9 UART Yes 40.0 +105 °C QFN32 EFM8LB12F32E-B-QFN24 32 230 20 12 4 6 6 UART Yes 40.0 +105 °C QFN32 EFM8LB12F32E-B-QFN24 32 230 20 12 4 6 6 UART Yes 40.0 +105 °C QFN32 EFM8LB12F32E-B-QFN24 32 204 21 13 4 6 6 UART Yes 40.0 +105 °C QFN32 EFM8LB12F32E-B-QFN24 32 204 20 12 4 6 6 MEN Yes 40.0 +105 °C QFN32 EFM8LB1732E-B-QFN32 32 204 20 21 10 9 UART Yes 40.0 +105 °C QFN32 EFM8LB11F32E-B-QFN24 32 20 21 10 9 UART Yes <	EFM8LB12F64ES0-B-QFN32	64	4352	29	20	4	10	9	SMBus	Yes	-40 to +105 °C	QFN32
EFM8LB12F32E-B-QFN32 32 230 29 20 4 10 9 UART Yes 40.0+105 °C QFN32 EFM8LB12F32E-B-QFN24 32 230 20 12 40 6 G UART Yes 40.0+105 °C QFN32 EFM8LB12F32E-B-QFN24 32 230 21 13 4 6 7 UART Yes 40.0+105 °C QFN32 EFM8LB12F32E-B-QFN24 32 230 21 13 4 6 7 UART Yes 40.0+105 °C QFN32 EFM8LB12F32E-B-QFN24 32 230 20 12 14 6 9 MBus Yes 40.0+105 °C QFN32 EFM8LB11F32E-B-QFN24 32 230 20 12 10 9 UART Yes 40.0+105 °C QFN32 EFM8LB11F32E-B-QFN24 32 20 21 10 9 UART Yes 40.0+105 °C QFN32 EFM8LB11F32E-B-QFN24 32 20 21 10 9 UART Yes 40.0+105 °C QFN32	EFM8LB12F64ES0-B-QFN24	64	4352	20	12	4	6	6	SMBus	Yes	-40 to +105 °C	QFN24
EFM8LB12F32E-B-QFP32 32 320 320 2304 200 4 10 9 UART Yes -40 to +105 °C QFP32 EFM8LB12F32E-B-QFN24 32 3204 204 1 34 6 6 UART Yes -40 to +105 °C QFN24 EFM8LB12F32E-B-QFN24 32 2304 21 13 4 6 6 UART Yes -40 to +105 °C QFN24 EFM8LB12F32ESO-B-QFN24 32 2304 20 1 4 6 6 MBus Yes -40 to +105 °C QFN24 EFM8LB12F32ESO-B-QFN24 32 2304 20 1	EFM8LB12F32E-B-QFN32	32	2304	29	20	4	10	9	UART	Yes	-40 to +105 °C	QFN32
EFM8LB12F32E-B-QFN24 32 3204 201 12 4 6 6 UART Yes 40 to 105 °C QFN24 EFM8LB12F32E-B-QSOP24 32 3204 210 13 4 6 7 UART Yes 40 to 105 °C QSOP24 EFM8LB12F32ESO-B-QFN24 32 2304 20 12 4 6 6 SMBus Yes 40 to 105 °C QFN24 EFM8LB12F32ESO-B-QFN24 32 2304 20 12 4 6 6 SMBus Yes 40 to 105 °C QFN24 EFM8LB11F32E-B-QFN24 32 2304 20 21 10 9 UART Yes 40 to 105 °C QFN24 EFM8LB11F32E-B-QFN24 32 2304 20 21 10 9 UART Yes 40 to 105 °C QFN24 EFM8LB11F32E-B-QFN24 32 2304 21 13 21 6 Max Yes 40 to 105 °C QFN24 EFM8LB11F32E-B-QFN24 32 204 21 10 9 Max Yes 40 to 105 °C </td <td>EFM8LB12F32E-B-QFP32</td> <td>32</td> <td>2304</td> <td>28</td> <td>20</td> <td>4</td> <td>10</td> <td>9</td> <td>UART</td> <td>Yes</td> <td>-40 to +105 °C</td> <td>QFP32</td>	EFM8LB12F32E-B-QFP32	32	2304	28	20	4	10	9	UART	Yes	-40 to +105 °C	QFP32
EFM8LB12732E-B-QSOP243232042113467UARTYes40 to +105 °CQSOP24EFM8LB12732ESO-B-GFN243223042021109SMBusYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN243223042021109UARTYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN233223042021109UARTYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN243223042021109UARTYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN2432230421122160UARTYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN2432230421122160UARTYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN2432230421122160UARTYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN24322304202112109UARTYes40 to +105 °CGFN32EFM8LB11F32E-B-GFN3416128020211109UARTYes40 to +105 °CGFN32EFM8LB11F16E-B-GFN341612802021111UARTYes40 to +105 °CGFN32EFM8LB11F16E-B-GFN34161280211111UARTYes4	EFM8LB12F32E-B-QFN24	32	2304	20	12	4	6	6	UART	Yes	-40 to +105 °C	QFN24
EFM8LB12F32ES0-B-QFN32 32 2304 29 20 4 10 9 SMBus Yes 40 to +105 C QFN32 EFM8LB12F32ES0-B-QFN24 32 2004 20 12 4 6 6 SMBus Yes 40 to +105 C QFN32 EFM8LB11F32E-B-QFN32 32 2304 29 20 21 10 9 UART Yes 40 to +105 C QFN32 EFM8LB11F32E-B-QFN32 32 2304 28 20 21 10 9 UART Yes 40 to +105 C QFN32 EFM8LB11F32E-B-QFN24 32 2304 20 12 21 6 6 UART Yes 40 to +105 C QFN32 EFM8LB11F32E-B-QFN24 32 2304 20 12 10 9 MBus Yes 40 to +105 C QFN32 EFM8LB11F32E-B-QFN24 32 2304 20 21 10 9 MBus Yes 40 to +105 C QFN32 EFM8LB11F16E-B-QFN24 16 280 20 21 10 9 UART	EFM8LB12F32E-B-QSOP24	32	2304	21	13	4	6	7	UART	Yes	-40 to +105 °C	QSOP24
EFM8LB12F32ES0-B-QFN24 32 2304 20 12 4 6 6 SMBus Yes 40 to +105 °C QFN24 EFM8LB11F32E-B-QFN32 32 2304 29 20 21 10 9 UART Yes 40 to +105 °C QFN32 EFM8LB11F32E-B-QFP32 32 2304 20 21 10 9 UART Yes 40 to +105 °C QFN32 EFM8LB11F32E-B-QFP32 32 2304 20 12 21 6 G UART Yes 40 to +105 °C QFN24 EFM8LB11F32E-B-QFN24 32 2304 21 13 21 6 G UART Yes 40 to +105 °C QFN24 EFM8LB11F32E-B-QFN24 32 2304 20 12 1 0 9 SMBus Yes 40 to +105 °C QFN24 EFM8LB11F32E-B-QFN24 32 2304 20 21 10 9 SMBus Yes 40 to +105 °C QFN24 EFM8LB11F16E-B-QFN24 16 1280 20 21 10 9 UART	EFM8LB12F32ES0-B-QFN32	32	2304	29	20	4	10	9	SMBus	Yes	-40 to +105 °C	QFN32
EFM8LB11F32E-B-QFN32 32 2304 29 20 21 10 9 UART Yes 40 to +105 °C QFN32 EFM8LB11F32E-B-QFP32 32 2304 20 21 10 9 UART Yes 40 to +105 °C QFN32 EFM8LB11F32E-B-QFP32 32 2304 20 12 21 6 G UART Yes 40 to +105 °C QFN32 EFM8LB11F32E-B-QFN24 32 2304 20 12 21 6 7 UART Yes 40 to +105 °C QFN32 EFM8LB11F32E-B-QFN24 32 2304 20 12 1 6 7 UART Yes 40 to +105 °C QFN32 EFM8LB11F32E-B-QFN24 32 2304 20 21 10 9 SMBus Yes 40 to +105 °C QFN32 EFM8LB11F16E-B-QFN24 16 1280 20 21 10 9 UART Yes 40 to +105 °C QFN32 EFM8LB11F16E-B-QFN24 16 1280 20 21 10 9 UART Yes	EFM8LB12F32ES0-B-QFN24	32	2304	20	12	4	6	6	SMBus	Yes	-40 to +105 °C	QFN24
EFM8LB11F32E-B-QFP32322304282021109UARTYes40 to +105 °CQF932EFM8LB11F32E-B-QFN2432230420122167UARTYes40 to +105 °CQF032EFM8LB11F32E-B-QF02432230421132167UARTYes40 to +105 °CQF032EFM8LB11F32ES0-B-QFN23322304292021109SMBusYes40 to +105 °CQF032EFM8LB11F32ES0-B-QFN2432230420122166SMBusYes40 to +105 °CQF032EFM8LB11F16E-B-QFN32161280282021109UARTYes40 to +105 °CQF032EFM8LB11F16E-B-QFP32161280282021109UARTYes40 to +105 °CQF032EFM8LB11F16E-B-QFN24161280282021109UARTYes40 to +105 °CQF032EFM8LB11F16E-B-QFN2416128021132167UARTYes40 to +105 °CQF032EFM8LB11F16E-B-QFN241612802021109UARTYes40 to +105 °CQF032EFM8LB11F16E-B-QFN2416128020211306SMBusYes40 to +105 °CQF032EFM8LB11F16E-B-QFN241612802021010	EFM8LB11F32E-B-QFN32	32	2304	29	20	2 ¹	10	9	UART	Yes	-40 to +105 °C	QFN32
EFM8LB11F32E-B-QFN2432230420122166UARTYes40 to +105 °CQFN24EFM8LB11F32E-B-QSOP2432230421132167UARTYes40 to +105 °CQSOP24EFM8LB11F32ES0-B-QFN2432230420212166SMBusYes40 to +105 °CQFN24EFM8LB11F32ES0-B-QFN2432230420122166SMBusYes40 to +105 °CQFN24EFM8LB11F16E-B-QFN32161280292021109UARTYes40 to +105 °CQFN32EFM8LB11F16E-B-QFN24161280282021109UARTYes40 to +105 °CQFN32EFM8LB11F16E-B-QFN24161280282021109UARTYes40 to +105 °CQFN32EFM8LB11F16E-B-QFN2416128021132166UARTYes40 to +105 °CQFN32EFM8LB11F16ES0-B-QFN2416128020122166MBusYes40 to +105 °CQFN32EFM8LB11F16ES0-B-QFN32161280201221109MARTYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN321612802012109MARTYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN321612802001010<	EFM8LB11F32E-B-QFP32	32	2304	28	20	2 ¹	10	9	UART	Yes	-40 to +105 °C	QFP32
EFM8LB11F32EB-QSOP2432230421132167UARTYes-40 to +105 °CQSOP24EFM8LB11F32ES0-B-QFN24322304292021109SMBusYes-40 to +105 °CQFN32EFM8LB11F32ES0-B-QFN2432230420122166SMBusYes-40 to +105 °CQFN32EFM8LB11F16E-B-QFN32161280292021109UARTYes-40 to +105 °CQFN32EFM8LB11F16E-B-QFP32161280292021109UARTYes-40 to +105 °CQFN32EFM8LB11F16E-B-QFP321612802021109UARTYes-40 to +105 °CQFN32EFM8LB11F16E-B-QFP3216128020122160UARTYes-40 to +105 °CQFN32EFM8LB11F16E-B-QFP3216128021132167UARTYes-40 to +105 °CQFN32EFM8LB11F16E-B-QFN321612802021109SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN321612802021109UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128020200109UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN321612802012066<	EFM8LB11F32E-B-QFN24	32	2304	20	12	2 ¹	6	6	UART	Yes	-40 to +105 °C	QFN24
EFM8LB11F32ES0-B-QFN23 32 2304 29 20 21 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB11F32ES0-B-QFN24 32 2304 20 12 21 6 6 SMBus Yes -40 to +105 °C QFN32 EFM8LB11F32ES0-B-QFN32 16 1280 29 20 21 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB11F16E-B-QFN32 16 1280 29 20 21 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB11F16E-B-QFN32 16 1280 20 21 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB11F16E-B-QFN24 16 1280 20 21 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB11F16E-B-QFN24 16 1280 21 13 21 6 G MBus Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFN32 16 1280 20 21 10 9	EFM8LB11F32E-B-QSOP24	32	2304	21	13	2 ¹	6	7	UART	Yes	-40 to +105 °C	QSOP24
EFM8LB11F32ES0-B-QFN24 32 2304 20 12 21 6 6 SMBus Yes -40 to +105 °C QFN24 EFM8LB11F16E-B-QFN32 16 1280 29 20 21 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB11F16E-B-QFP32 16 1280 28 20 21 10 9 UART Yes -40 to +105 °C QFP32 EFM8LB11F16E-B-QFP32 16 1280 28 20 21 10 9 UART Yes -40 to +105 °C QFP32 EFM8LB11F16E-B-QFP32 16 1280 20 12 21 6 0 UART Yes -40 to +105 °C QFP32 EFM8LB11F16E-B-QFN24 16 1280 21 13 21 6 7 UART Yes -40 to +105 °C QFN32 EFM8LB11F16ES0-B-QFN32 16 1280 20 21 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFN32 16 1280 20 0 10 <td< td=""><td>EFM8LB11F32ES0-B-QFN32</td><td>32</td><td>2304</td><td>29</td><td>20</td><td>2¹</td><td>10</td><td>9</td><td>SMBus</td><td>Yes</td><td>-40 to +105 °C</td><td>QFN32</td></td<>	EFM8LB11F32ES0-B-QFN32	32	2304	29	20	2 ¹	10	9	SMBus	Yes	-40 to +105 °C	QFN32
EFM8LB11F16E-B-QFN32161280292021109UARTYes40 to +105 °CQFN32EFM8LB11F16E-B-QFP32161280282021109UARTYes40 to +105 °CQFN32EFM8LB11F16E-B-QFN241612802012216UARTYes40 to +105 °CQFN24EFM8LB11F16E-B-QFN241612802113216UARTYes40 to +105 °CQSOP24EFM8LB11F16ES0-B-QFN241612802113216VARTYes40 to +105 °CQSOP24EFM8LB11F16ES0-B-QFN24161280292021109SMBusYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN24161280292021109SMBusYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN32161280292021109UARTYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128029200109UARTYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128021120610UARTYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN3416128021130614UARTYes40 to +105 °CQFN32EFM8LB10F16E-B-QFN3416128021130614UART<	EFM8LB11F32ES0-B-QFN24	32	2304	20	12	2 ¹	6	6	SMBus	Yes	-40 to +105 °C	QFN24
EFM8LB11F16E-B-QFP32161280282021109UARTYes-40 to +105 °CQFP32EFM8LB11F16E-B-QFN241612802012216UARTYes-40 to +105 °CQFN24EFM8LB11F16E-B-QSOP2416128021132167UARTYes-40 to +105 °CQFN24EFM8LB11F16ES0-B-QFN32161280292021109SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN321612802012216SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN321612802012216SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128029200109UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128028200109UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN421612802012060UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN321612802113067UARTYes-40 to +105 °CQFN32EFM8LB10F16ES-B-QFN321612802113067UARTYes-40 to +105 °CQFN32EFM8LB10F16ESO-B-QFN32161280211306SMBus	EFM8LB11F16E-B-QFN32	16	1280	29	20	2 ¹	10	9	UART	Yes	-40 to +105 °C	QFN32
EFM8LB11F16E-B-QFN2416128020122166UARTYes-40 to +105 °CQFN24EFM8LB11F16E-B-QSOP2416128021132167UARTYes-40 to +105 °CQSOP24EFM8LB11F16ES0-B-QFN32161280292021109SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128020122166SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128020122166MRUYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128029200109UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN321612802012060UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN34161280201206UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN441612802113061280UARTYes-40 to +105 °CQF034EFM8LB10F16ES0-B-QFN34161280201206MBusYes-40 to +105 °CQF034EFM8LB10F16ES0-B-QFN34161280201206MBusYes-40 to +105 °CQF034EFM8LB10F16ES0-B-QFN34161280201206SMBus <td>EFM8LB11F16E-B-QFP32</td> <td>16</td> <td>1280</td> <td>28</td> <td>20</td> <td>2¹</td> <td>10</td> <td>9</td> <td>UART</td> <td>Yes</td> <td>-40 to +105 °C</td> <td>QFP32</td>	EFM8LB11F16E-B-QFP32	16	1280	28	20	2 ¹	10	9	UART	Yes	-40 to +105 °C	QFP32
EFM8LB11F16E-B-QSOP2416128021132167UARTYes-40 to +105 °CQSOP24EFM8LB11F16ES0-B-QFN32161280292021109SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128020122166SMBusYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFN3216128029200109UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFP3216128028200109UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFP321612802012066UARTYes-40 to +105 °CQFN32EFM8LB10F16E-B-QFD241612802113067UARTYes-40 to +105 °CQSOP24EFM8LB10F16ES0-B-QFN2316128029200109SMBusYes-40 to +105 °CQSOP24EFM8LB10F16ES0-B-QFN321612802012065SMBusYes-40 to +105 °CQFN32EFM8LB10F16ES0-B-QFN24161280201206SMBusYes-40 to +105 °CQFN32EFM8LB10F16ES0-B-QFN24161280201206SMBusYes-40 to +105 °CQFN32EFM8LB10F16ES0-B-QFN2416128020120	EFM8LB11F16E-B-QFN24	16	1280	20	12	2 ¹	6	6	UART	Yes	-40 to +105 °C	QFN24
EFM8LB11F16ES0-B-QFN32 16 1280 29 20 21 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB11F16ES0-B-QFN24 16 1280 20 21 6 6 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFN32 16 1280 29 20 0 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFN32 16 1280 29 20 0 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFN32 16 1280 29 20 0 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFN24 16 1280 20 12 0 6 7 UART Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN32 16 1280 20 0 6 7 UART Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN32 16 1280 20 0 6 SMBus <t< td=""><td>EFM8LB11F16E-B-QSOP24</td><td>16</td><td>1280</td><td>21</td><td>13</td><td>2¹</td><td>6</td><td>7</td><td>UART</td><td>Yes</td><td>-40 to +105 °C</td><td>QSOP24</td></t<>	EFM8LB11F16E-B-QSOP24	16	1280	21	13	2 ¹	6	7	UART	Yes	-40 to +105 °C	QSOP24
EFM8LB11F16ES0-B-QFN24 16 1280 20 12 21 6 6 SMBus Yes -40 to +105 °C QFN24 EFM8LB10F16E-B-QFN32 16 1280 29 20 0 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFP32 16 1280 28 20 0 10 9 UART Yes -40 to +105 °C QFP32 EFM8LB10F16E-B-QFN24 16 1280 20 12 0 6 6 UART Yes -40 to +105 °C QFN24 EFM8LB10F16E-B-QFN24 16 1280 20 12 0 6 6 UART Yes -40 to +105 °C QFN24 EFM8LB10F16E-B-QFN24 16 1280 21 13 0 6 7 UART Yes -40 to +105 °C QFN24 EFM8LB10F16ES0-B-QFN24 16 1280 20 0 10 9 SMBus Yes -40 to +105 °C QFN24 EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 <td>EFM8LB11F16ES0-B-QFN32</td> <td>16</td> <td>1280</td> <td>29</td> <td>20</td> <td>2¹</td> <td>10</td> <td>9</td> <td>SMBus</td> <td>Yes</td> <td>-40 to +105 °C</td> <td>QFN32</td>	EFM8LB11F16ES0-B-QFN32	16	1280	29	20	2 ¹	10	9	SMBus	Yes	-40 to +105 °C	QFN32
EFM8LB10F16E-B-QFN32 16 1280 29 20 0 10 9 UART Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFP32 16 1280 28 20 0 10 9 UART Yes -40 to +105 °C QFP32 EFM8LB10F16E-B-QFN24 16 1280 20 12 0 6 6 UART Yes -40 to +105 °C QFN32 EFM8LB10F16E-B-QFN24 16 1280 20 12 0 6 7 UART Yes -40 to +105 °C QFN24 EFM8LB10F16E-B-QSOP24 16 1280 21 13 0 6 7 UART Yes -40 to +105 °C QSOP24 EFM8LB10F16ES0-B-QFN32 16 1280 29 20 0 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 SMBus Yes -40 to +105 °C QFN24	EFM8LB11F16ES0-B-QFN24	16	1280	20	12	2 ¹	6	6	SMBus	Yes	-40 to +105 °C	QFN24
EFM8LB10F16E-B-QFP32 16 1280 28 20 0 10 9 UART Yes -40 to +105 °C QFP32 EFM8LB10F16E-B-QFN24 16 1280 20 12 0 6 6 UART Yes -40 to +105 °C QFN24 EFM8LB10F16E-B-QSOP24 16 1280 21 13 0 6 7 UART Yes -40 to +105 °C QSOP24 EFM8LB10F16ES0-B-QFN32 16 1280 29 20 0 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN32 16 1280 29 20 0 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 6 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 SMBus Yes -40 to +105 °C QFN32	EFM8LB10F16E-B-QFN32	16	1280	29	20	0	10	9	UART	Yes	-40 to +105 °C	QFN32
EFM8LB10F16E-B-QFN24 16 1280 20 12 0 6 6 UART Yes -40 to +105 °C QFN24 EFM8LB10F16E-B-QSOP24 16 1280 21 13 0 6 7 UART Yes -40 to +105 °C QSOP24 EFM8LB10F16ES0-B-QFN32 16 1280 29 20 0 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 6 SMBus Yes -40 to +105 °C QFN32	EFM8LB10F16E-B-QFP32	16	1280	28	20	0	10	9	UART	Yes	-40 to +105 °C	QFP32
EFM8LB10F16E-B-QSOP24 16 1280 21 13 0 6 7 UART Yes -40 to +105 °C QSOP24 EFM8LB10F16ES0-B-QFN32 16 1280 29 20 0 10 9 SMBus Yes -40 to +105 °C QSOP24 EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 6 SMBus Yes -40 to +105 °C QFN32	EFM8LB10F16E-B-QFN24	16	1280	20	12	0	6	6	UART	Yes	-40 to +105 °C	QFN24
EFM8LB10F16ES0-B-QFN32 16 1280 29 20 0 10 9 SMBus Yes -40 to +105 °C QFN32 EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 6 SMBus Yes -40 to +105 °C QFN32	EFM8LB10F16E-B-QSOP24	16	1280	21	13	0	6	7	UART	Yes	-40 to +105 °C	QSOP24
EFM8LB10F16ES0-B-QFN24 16 1280 20 12 0 6 6 SMBus Yes -40 to +105 °C QFN24	EFM8LB10F16ES0-B-QFN32	16	1280	29	20	0	10	9	SMBus	Yes	-40 to +105 °C	QFN32
Noto:	EFM8LB10F16ES0-B-QFN24	16	1280	20	12	0	6	6	SMBus	Yes	-40 to +105 °C	QFN24

1. DAC0 and DAC1 are enabled on devices with 2 DACs available.

3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational		
Idle	 Core halted All peripherals clocked and fully operational Code resumes execution on wake event 	Set IDLE bit in PCON0	Any interrupt
Suspend	 Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulator in normal bias mode for fast wake Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event 	 Switch SYSCLK to HFOSC0 Set SUSPEND bit in PCON1 	 Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event
Stop	 All internal power nets shut down Pins retain state Exit on any reset source 	1. Clear STOPCF bit in REG0CN 2. Set STOP bit in PCON0	Any reset source
Snooze	 Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulator in low bias current mode for energy savings Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event 	 Switch SYSCLK to HFOSC0 Set SNOOZE bit in PCON1 	 Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event
Shutdown	 All internal power nets shut down Pins retain state Exit on pin or power-on reset 	1. Set STOPCF bit in REG0CN 2. Set STOP bit in PCON0	RSTb pin resetPower-on reset

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P2.3 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P2.4 to P3.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P3.0 or P3.7, depending on the package option.

The port control block offers the following features:

- Up to 29 multi-functions I/O pins, supporting digital and analog functions.
- · Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each port.
- State retention feature allows pins to retain configuration through most reset sources.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- Up to 24 direct-pin interrupt sources with shared interrupt vector (Port Match).

3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- · Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- · External port pins are forced to a known state.
- · Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. By default, the Port I/O latches are reset to 1 in open-drain mode, with weak pullups enabled during and after the reset. Optionally, firmware may configure the port I/O, DAC outputs, and precision reference to maintain state through system resets other than power-on resets. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- Power-on reset
- External reset pin
- Comparator reset
- · Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- · Watchdog timer reset
- · Missing clock detector reset
- · Flash error reset

3.9 Debugging

The EFM8LB1 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

4.1.2 Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Digital Core Supply Current			1			
Normal Mode-Full speed with code	I _{DD}	F _{SYSCLK} = 72 MHz (HFOSC1) ²	_	12.9	15	mA
		F _{SYSCLK} = 24.5 MHz (HFOSC0) ²	_	4.2	5	mA
		F _{SYSCLK} = 1.53 MHz (HFOSC0) ²	—	625	1050	μA
		F _{SYSCLK} = 80 kHz ³	_	155	575	μA
Idle Mode-Core halted with periph-	I _{DD}	F _{SYSCLK} = 72 MHz (HFOSC1) ²	_	9.6	11.1	mA
		F _{SYSCLK} = 24.5 MHz (HFOSC0) ²	_	3.14	3.8	mA
		F _{SYSCLK} = 1.53 MHz (HFOSC0) ²	_	520	950	μA
		F _{SYSCLK} = 80 kHz ³	_	135	550	μA
Suspend Mode-Core halted and high frequency clocks stopped, Supply monitor off.	I _{DD}	LFO Running	—	125	545	μA
		LFO Stopped		120	535	μA
Snooze Mode-Core halted and	I _{DD}	LFO Running	—	23	430	μA
Regulator in low-power state, Sup- ply monitor off.		LFO Stopped	_	19	425	μA
Stop Mode—Core halted and all clocks stopped,Internal LDO On, Supply monitor off.	I _{DD}		_	120	535	μA
Shutdown Mode—Core halted and all clocks stopped,Internal LDO Off, Supply monitor off.	I _{DD}		_	0.2	2.1	μA
Analog Peripheral Supply Current	ts		1		1	
High-Frequency Oscillator 0	I _{HFOSC0}	Operating at 24.5 MHz,	_	120	135	μA
		T _A = 25 °C				
High-Frequency Oscillator 1	I _{HFOSC1}	Operating at 72 MHz,	_	1285	1340	μA
		T _A = 25 °C				
Low-Frequency Oscillator	ILFOSC	Operating at 80 kHz,		3.7	6	μA
		T _A = 25 °C				

Table 4.2. Power Consumption

4.1.3 Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Supply Monitor Threshold	V _{VDDM}		1.95	2.05	2.15	V
Power-On Reset (POR) Threshold	V _{POR}	Rising Voltage on VDD	—	1.4	—	V
		Falling Voltage on VDD	0.75	_	1.36	V
VDD Ramp Time	t _{RMP}	Time to V _{DD} > 2.2 V	10	_	_	μs
Reset Delay from POR	t _{POR}	Relative to V _{DD} > V _{POR}	3	10	31	ms
Reset Delay from non-POR source	t _{RST}	Time between release of reset source and code execution	_	50	_	μs
RST Low Time to Generate Reset	t _{RSTL}		15		_	μs
Missing Clock Detector Response Time (final rising edge to reset)	t _{MCD}	F _{SYSCLK} >1 MHz	_	0.625	1.2	ms
Missing Clock Detector Trigger Frequency	F _{MCD}		_	7.5	13.5	kHz
VDD Supply Monitor Turn-On Time	t _{MON}		_	2	_	μs

Table 4.3. Reset and Supply Monitor

4.1.4 Flash Memory

Table 4.4. Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Write Time ^{1,2}	t _{WRITE}	One Byte,	19	20	21	μs
		F _{SYSCLK} = 24.5 MHz				
Erase Time ^{1 ,2}	t _{ERASE}	One Page,	5.2	5.35	5.5	ms
		F _{SYSCLK} = 24.5 MHz				
V _{DD} Voltage During Programming ³	V _{PROG}		2.2		3.6	V
Endurance (Write/Erase Cycles)	N _{WE}		20k	100k	_	Cycles
CRC Calculation Time	t _{CRC}	One 256-Byte Block	—	5.5	—	μs
		SYSCLK = 48 MHz				

Note:

1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.

- 2. The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.
- 3. Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}).

4. Data Retention Information is published in the Quarterly Quality and Reliability Report.

4.1.5 Power Management Timing

Table 4.5. Power Management Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Idle Mode Wake-up Time	t _{IDLEWK}		2	_	3	SYSCLKs
Suspend Mode Wake-up Time	t _{SUS-}	SYSCLK = HFOSC0	_	170	_	ns
	PENDWK	CLKDIV = 0x00				
Snooze Mode Wake-up Time	t _{SLEEPWK}	SYSCLK = HFOSC0	—	12	—	μs
		CLKDIV = 0x00				

4.1.6 Internal Oscillators

Table 4.6. Internal Oscillators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
High Frequency Oscillator 0 (24.5 MHz)									
Oscillator Frequency	f _{HFOSC0}	Full Temperature and Supply Range	24	24.5	25	MHz			
Power Supply Sensitivity	PSS _{HFOS} C0	T _A = 25 °C	_	0.5	_	%/V			
Temperature Sensitivity	TS _{HFOSC0}	V _{DD} = 3.0 V	_	40	_	ppm/°C			
High Frequency Oscillator 1 (72 MHz)									
Oscillator Frequency	f _{HFOSC1}	Full Temperature and Supply Range	70.5	72	73.5	MHz			
Power Supply Sensitivity	PSS _{HFOS} C1	T _A = 25 °C	_	300	_	ppm/V			
Temperature Sensitivity	TS _{HFOSC1}	V _{DD} = 3.0 V	—	103	—	ppm/°C			
Low Frequency Oscillator (80 kHz	z)								
Oscillator Frequency	f _{LFOSC}	Full Temperature and Supply Range	75	80	85	kHz			
Power Supply Sensitivity	PSS _{LFOSC}	T _A = 25 °C	—	0.05	—	%/V			
Temperature Sensitivity	TS _{LFOSC}	V _{DD} = 3.0 V	—	65	—	ppm/°C			

4.1.10 Voltage Reference

Table 4	4.10.	Voltage	Reference
---------	-------	---------	-----------

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit			
Internal Fast Settling Reference									
Output Voltage	V _{REFFS}		1.62	1.65	1.68	V			
(Full Temperature and Supply Range)									
Temperature Coefficient	TC _{REFFS}			50	_	ppm/°C			
Turn-on Time	t _{REFFS}		_	—	1.5	μs			
Power Supply Rejection	PSRR _{REF} FS		_	400		ppm/V			
On-chip Precision Reference	1			·	·				
Valid Supply Range	V _{DD}	1.2 V Output	2.2	_	3.6	V			
		2.4 V Output	2.7	—	3.6	V			
Output Voltage	V _{REFP}	1.2 V Output, V _{DD} = 3.3 V, T = 25 °C	1.195	1.2	1.205	V			
		1.2 V Output	1.18	1.2	1.22	V			
		2.4 V Output, V _{DD} = 3.3 V, T = 25 °C	2.39	2.4	2.41	V			
		2.4 V Output	2.36	2.4	2.44	V			
Turn-on Time, settling to 0.5 LSB	t _{VREFP}	4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin	_	3	_	ms			
		0.1 µF ceramic bypass on VREF pin	_	100	_	μs			
Load Regulation	LR _{VREFP}	VREF = 2.4 V, Load = 0 to 200 μA to GND	—	8	—	μV/μΑ			
		VREF = 1.2 V, Load = 0 to 200 μA to GND	_	5	_	μV/μΑ			
Load Capacitor	C _{VREFP}	Load = 0 to 200 µA to GND	0.1	—	—	μF			
Short-circuit current	ISC _{VREFP}		—	—	8	mA			
Power Supply Rejection	PSRR _{VRE} FP		_	75	_	dB			
External Reference									
Input Current	I _{EXTREF}	ADC Sample Rate = 1 Msps; VREF = 3.0 V	_	5	_	μA			

5.2 Debug

The diagram below shows a typical connection diagram for the debug connections pins. The pin sharing resistors are only required if the functionality on the C2D (a GPIO pin) and the C2CK (RSTb) is routed to external circuitry. For example, if the RSTb pin is connected to an external switch with debouncing filter or if the GPIO sharing with the C2D pin is connected to an external circuit, the pin sharing resistors and connections to the debug adapter must be placed on the hardware. Otherwise, these components and connections can be omitted.

For more information on debug connections, see the example schematics and information available in AN127: "Pin Sharing Techniques for the C2 Interface." Application notes can be found on the Silicon Labs website (http://www.silabs.com/8bit-appnotes) or in Simplicity Studio.



Figure 5.2. Debug Connection Diagram

5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN203: "8-bit MCU Printed Circuit Board Design Notes" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
Number	DO O	Multifum etian 1/0	No.	DOMATO	
	P0.0		res		VREF
				IN I 1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
2	VIO	I/O Supply Power Input			
3	VDD	Supply Power Input			
4	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
5	P3.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			
6	P3.4	Multifunction I/O			
7	P3.3	Multifunction I/O			DAC3
8	P3.2	Multifunction I/O			DAC2
9	P3.1	Multifunction I/O			DAC1
10	P3.0	Multifunction I/O			DAC0
11	P2.6	Multifunction I/O			ADC0.19
					CMP1P.8
					CMP1N.8
12	P2.5	Multifunction I/O		CLU3OUT	ADC0.18
					CMP1P.7
					CMP1N.7
13	P2.4	Multifunction I/O			ADC0.17
					CMP1P.6
					CMP1N.6
14	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.16
				CLU1B.15	CMP1P.5
				CLU2B.15	CMP1N.5
				CLU3A.15	

Table 6.1. Pin Definitions for EFM8LB1x-QFN32

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
15	P2 2	Multifunction I/O	Vec		ADC0 15
	1 2.2				CMP1P 4
					CMP1N 4
				CLU2B 14	
				CLU3A 14	
16	P2.1	Multifunction I/O	Yes	P2MAT.1	ADC0.14
				I2C0 SCL	CMP1P.3
				CLU1B.14	CMP1N.3
				CLU2A.15	
				CLU3B.15	
17	P2.0	Multifunction I/O	Yes	P2MAT.0	CMP1P.2
				I2C0 SDA	CMP1N.2
				 CLU1A.14	
				CLU2A.14	
				CLU3B.14	
18	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.13
				CLU0B.15	CMP0P.9
				CLU1B.13	CMP0N.9
				CLU2A.13	
19	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.12
				CLU0A.15	
				CLU1B.12	
				CLU2A.12	
20	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.11
				CLU0B.14	
				CLU1A.13	
				CLU2B.13	
21	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.10
				CLU0A.14	
				CLU1A.12	
				CLU2B.12	
22	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.9
				CLU0B.13	
				CLU1B.11	
				CLU2B.11	
				CLU3A.13	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
23	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.8
				CLU0A.13	CMP0P.8
				CLU1A.11	CMP0N.8
				CLU2B.10	
				CLU3A.12	
24	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.7
				CLU0B.12	CMP0P.7
				CLU1B.10	CMP0N.7
				CLU2A.11	
				CLU3B.13	
25	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU1OUT	CMP0P.6
				CLU0A.12	CMP0N.6
				CLU1A.10	CMP1P.1
				CLU2A.10	CMP1N.1
				CLU3B.12	
26	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU0B.11	CMP1P.0
				CLU1B.9	CMP1N.0
				CLU3A.11	
27	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	
				CLU0A.11	
				CLU1B.8	
				CLU3A.10	
28	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
				CLU3B.11	



Figure 6.2. EFM8LB1x-QFP32 Pinout

Table 6.2.	Pin Definitions	for EFM8LB1x	-QFP32
------------	-----------------	--------------	--------

Pin Numbor	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
Number					
1	P0.0	Multifunction I/O	Yes	POMAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
2	GND	Ground			
3	VIO	I/O Supply Power Input			
4	VDD	Supply Power Input			
5	RSTb /	Active-low Reset /			
	С2СК	C2 Debug Clock			

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
11	P2.1	Multifunction I/O	Yes	P2MAT.1	DAC1
				CLU1B.14	
				CLU2A.15	
				CLU3B.15	
12	P2.0	Multifunction I/O	Yes	P2MAT.0	DAC0
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	
13	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.12
				CLU0B.15	CMP1P.6
				CLU1B.13	CMP1N.6
				CLU2A.13	
14	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.11
				CLU3OUT	CMP1P.5
				CLU0A.15	CMP1N.5
				CLU1B.12	
				CLU2A.12	
15	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.10
				CLU2OUT	CMP1P.4
				CLU0B.14	CMP1N.4
				CLU1A.13	
				CLU2B.13	
16	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.9
				I2C0_SCL	CMP1P.3
				CLU0A.14	CMP1N.3
				CLU1A.12	
				CLU2B.12	
17	P1.3	Multifunction I/O	Yes	P1MAT.3	CMP1P.2
				I2C0_SDA	CMP1N.2
				CLU0B.13	
				CLU1B.11	
				CLU2B.11	
				CLU3A.13	

8. QFP32 Package Specifications

8.1 QFP32 Package Dimensions



Figure 8.1. QFP32 Package Drawing

Table 8.1. QFP32 Package Dimensions

Dimension	Min	Тур	Мах	
A	—	—	1.20	
A1	0.05	—	0.15	
A2	0.95	1.00	1.05	
b	0.30	0.37	0.45	
с	0.09	_	0.20	
D	9.00 BSC			
D1	7.00 BSC			
е	0.80 BSC			
E	9.00 BSC			
E1	7.00 BSC			
L	0.50	0.60	0.70	

Dimension	Min	Тур	Мах	
ааа	0.20			
bbb	0.20			
ссс	0.10			
ddd		0.20		
theta	0°	3.5°	7 °	
Note:	•			

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MS-026.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.2 QFP32 PCB Land Pattern



Figure 8.2. QFP32 PCB Land Pattern Drawing

Table 8.2.	QFP32 PCB	Land Pattern	Dimensions
------------	-----------	--------------	------------

Dimension	Min	Мах	
C1	8.40	8.50	
C2	8.40	8.50	
E	0.80 BSC		
X1	0.55		
Y1	1.5		

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.





The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

9. QFN24 Package Specifications

9.1 QFN24 Package Dimensions



Figure 9.1. QFN24 Package Drawing

Dimension	Min	Тур	Мах
A	0.8	0.85	0.9
A1	0.00	—	0.05
A2	—	0.65	—
A3	0.203 REF		
b	0.15 0.2 0.25		
b1	0.25	0.3	0.35
D	3.00 BSC		
E	3.00 BSC		

Dimension	Min	Мах			
Note:					
1. All dimensions shown are in millimeters	(mm) unless otherwise noted.				
2. Dimensioning and Tolerancing is per the	ANSI Y14.5M-1994 specification.				
3. This Land Pattern Design is based on th	3. This Land Pattern Design is based on the IPC-SM-782 guidelines.				
4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.					
5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.					
6. The stencil thickness should be 0.125 mm (5 mils).					
7. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.					
8. A 2 x 1 array of 0.7 mm x 1.6 mm openi	8. A 2 x 1 array of 0.7 mm x 1.6 mm openings on a 0.9 mm pitch should be used for the center pad.				
9. A No-Clean, Type-3 solder paste is reco	mmended.				

10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9.3 QFN24 Package Marking



Figure 9.3. QFN24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).