



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	72MHz
Connectivity	I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	28
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 20x14b; D/A 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-TQFP
Supplier Device Package	32-QFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8lb12f64e-b-qfp32

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3. System Overview

3.1 Introduction



Figure 3.1. Detailed EFM8LB1 Block Diagram

3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational		
Idle	 Core halted All peripherals clocked and fully operational Code resumes execution on wake event 	Set IDLE bit in PCON0	Any interrupt
Suspend	 Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulator in normal bias mode for fast wake Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event 	 Switch SYSCLK to HFOSC0 Set SUSPEND bit in PCON1 	 Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event
Stop	 All internal power nets shut down Pins retain state Exit on any reset source 	1. Clear STOPCF bit in REG0CN 2. Set STOP bit in PCON0	Any reset source
Snooze	 Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulator in low bias current mode for energy savings Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event 	 Switch SYSCLK to HFOSC0 Set SNOOZE bit in PCON1 	 Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Falling Edge CLUn Interrupt-Enabled Event
Shutdown	 All internal power nets shut down Pins retain state Exit on pin or power-on reset 	1. Set STOPCF bit in REG0CN 2. Set STOP bit in PCON0	RSTb pin resetPower-on reset

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P2.3 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P2.4 to P3.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P3.0 or P3.7, depending on the package option.

The port control block offers the following features:

- Up to 29 multi-functions I/O pins, supporting digital and analog functions.
- · Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each port.
- State retention feature allows pins to retain configuration through most reset sources.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- Up to 24 direct-pin interrupt sources with shared interrupt vector (Port Match).

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

The clock control system offers the following features:

- Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
- 72 MHz internal oscillator (HFOSC1), accurate to ±2% over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- External RC, CMOS, and high-frequency crystal clock options (EXTCLK).
- · Clock divider with eight settings for flexible clock scaling:
 - Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.
 - HFOSC0 and HFOSC1 include 1.5x pre-scalers for further flexibility.

3.5 Counters/Timers and PWM

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base
- Programmable clock divisor and clock source selection
- · Up to six independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- Output polarity control
- Frequency output mode
- · Capture on rising, falling or any edge
- Compare function for arbitrary waveform generation
- Software timer (internal compare) mode
- · Can accept hardware "kill" signal from comparator 0 or comparator 1

Universal Asynchronous Receiver/Transmitter (UART1)

UART1 is an asynchronous, full duplex serial port offering a variety of data formatting options. A dedicated baud rate generator with a 16-bit timer and selectable prescaler is included, which can generate a wide range of baud rates. A received data FIFO allows UART1 to receive multiple bytes before data is lost and an overflow occurs.

UART1 provides the following features:

- · Asynchronous transmissions and receptions
- Dedicated baud rate generator supports baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive)
- 5, 6, 7, 8, or 9 bit data
- Automatic start and stop generation
- Automatic parity generation and checking
- · Single-byte buffer on transmit and receive
- Auto-baud detection
- · LIN break and sync field detection
- CTS / RTS hardware flow control

Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disable to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

- Supports 3- or 4-wire master or slave modes
- · Supports external clock frequencies up to 12 Mbps in master or slave mode
- · Support for all clock phase and polarity modes
- 8-bit programmable clock rate (master)
- Programmable receive timeout (slave)
- · Two byte FIFO on transmit and receive
- · Can operate in suspend or snooze modes and wake the CPU on reception of a byte
- · Support for multiple masters on the same data lines

System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus.

The SMBus module includes the following features:

- · Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds
- · Support for master, slave, and multi-master modes
- Hardware synchronization and arbitration for multi-master mode
- · Clock low extending (clock stretching) to interface with faster masters
- · Hardware support for 7-bit slave and general call address recognition
- Firmware support for 10-bit slave address decoding
- · Ability to inhibit all slave states
- Programmable data setup/hold times
- · Transmit and receive FIFOs (one byte) to help increase throughput in faster applications

I2C Slave (I2CSLAVE0)

The I2C Slave interface is a 2-wire, bidirectional serial bus that is compatible with the I2C Bus Specification 3.0. It is capable of transferring in high-speed mode (HS-mode) at speeds of up to 3.4 Mbps. Firmware can write to the I2C interface, and the I2C interface can autonomously control the serial transfer of data. The interface also supports clock stretching for cases where the core may be temporarily prohibited from transmitting a byte or processing a received byte during an I2C transaction. This module operates only as an I2C slave device.

The I2C module includes the following features:

- Standard (up to 100 kbps), Fast (400 kbps), Fast Plus (1 Mbps), and High-speed (3.4 Mbps) transfer speeds
- · Support for slave mode only
- · Clock low extending (clock stretching) to interface with faster masters
- · Hardware support for 7-bit slave address recognition
- Transmit and receive FIFOs (two byte) to help increase throughput in faster applications
- · Hardware support for multiple slave addresses with the option to save the matching address in the receive FIFO

16-bit CRC (CRC0)

The cyclic redundancy check (CRC) module performs a CRC using a 16-bit polynomial. CRC0 accepts a stream of 8-bit data and posts the 16-bit result to an internal register. In addition to using the CRC block for data manipulation, hardware can automatically CRC the flash contents of the device.

The CRC module is designed to provide hardware calculations for flash memory verification and communications protocols. The CRC module supports the standard CCITT-16 16-bit polynomial (0x1021), and includes the following features:

- Support for CCITT-16 polynomial
- Byte-level bit reversal
- · Automatic CRC of flash contents on one or more 256-byte blocks
- · Initial seed selection of 0x0000 or 0xFFFF

Configurable Logic Units (CLU0, CLU1, CLU2, and CLU3)

The Configurable Logic block consists of multiple Configurable Logic Units (CLUs). CLUs are flexible logic functions which may be used for a variety of digital functions, such as replacing system glue logic, aiding in the generation of special waveforms, or synchronizing system event triggers.

- · Four configurable logic units (CLUs), with direct-pin and internal logic connections
- Each unit supports 256 different combinatorial logic functions (AND, OR, XOR, muxing, etc.) and includes a clocked flip-flop for synchronous operations
- · Units may be operated synchronously or asynchronously
- · May be cascaded together to perform more complicated logic functions
- · Can operate in conjunction with serial peripherals such as UART and SPI or timing peripherals such as timers and PCA channels
- · Can be used to synchronize and trigger multiple on-chip resources (ADC, DAC, Timers, etc.)
- · Asynchronous output may be used to wake from low-power states

4.1.2 Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit		
Digital Core Supply Current								
Normal Mode-Full speed with code	I _{DD}	F _{SYSCLK} = 72 MHz (HFOSC1) ²	_	12.9	15	mA		
		F _{SYSCLK} = 24.5 MHz (HFOSC0) ²	_	4.2	5	mA		
		F _{SYSCLK} = 1.53 MHz (HFOSC0) ²	—	625	1050	μA		
		F _{SYSCLK} = 80 kHz ³	_	155	575	μA		
Idle Mode-Core halted with periph-	I _{DD}	F _{SYSCLK} = 72 MHz (HFOSC1) ²	_	9.6	11.1	mA		
		F _{SYSCLK} = 24.5 MHz (HFOSC0) ²	_	3.14	3.8	mA		
		F _{SYSCLK} = 1.53 MHz (HFOSC0) ²	_	520	950	μA		
		F _{SYSCLK} = 80 kHz ³	_	135	550	μA		
Suspend Mode-Core halted and	I _{DD}	LFO Running	—	125	545	μA		
Supply monitor off.		LFO Stopped		120	535	μA		
Snooze Mode-Core halted and	I _{DD}	LFO Running	—	23	430	μA		
Regulator in low-power state, Sup- ply monitor off.		LFO Stopped		19	425	μA		
Stop Mode—Core halted and all clocks stopped,Internal LDO On, Supply monitor off.	I _{DD}		_	120	535	μA		
Shutdown Mode—Core halted and all clocks stopped,Internal LDO Off, Supply monitor off.	I _{DD}		_	0.2	2.1	μA		
Analog Peripheral Supply Currents								
High-Frequency Oscillator 0	I _{HFOSC0}	Operating at 24.5 MHz,	_	120	135	μA		
		T _A = 25 °C						
High-Frequency Oscillator 1	I _{HFOSC1}	Operating at 72 MHz,	_	1285	1340	μA		
		T _A = 25 °C						
Low-Frequency Oscillator	ILFOSC	Operating at 80 kHz,		3.7	6	μA		
		T _A = 25 °C						

Table 4.2. Power Consumption

4.1.3 Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Supply Monitor Threshold	V _{VDDM}		1.95	2.05	2.15	V
Power-On Reset (POR) Threshold	V _{POR}	Rising Voltage on VDD	_	1.4	—	V
		Falling Voltage on VDD	0.75	_	1.36	V
VDD Ramp Time	t _{RMP}	Time to V _{DD} > 2.2 V	10	_	_	μs
Reset Delay from POR	t _{POR}	Relative to V _{DD} > V _{POR}	3	10	31	ms
Reset Delay from non-POR source	t _{RST}	Time between release of reset source and code execution	_	50	_	μs
RST Low Time to Generate Reset	t _{RSTL}		15		_	μs
Missing Clock Detector Response Time (final rising edge to reset)	t _{MCD}	F _{SYSCLK} >1 MHz	_	0.625	1.2	ms
Missing Clock Detector Trigger Frequency	F _{MCD}		_	7.5	13.5	kHz
VDD Supply Monitor Turn-On Time	t _{MON}		_	2	_	μs

Table 4.3. Reset and Supply Monitor

4.1.4 Flash Memory

Table 4.4. Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Write Time ^{1,2}	t _{WRITE}	One Byte,	19	20	21	μs
		F _{SYSCLK} = 24.5 MHz				
Erase Time ^{1 ,2}	t _{ERASE}	One Page,	5.2	5.35	5.5	ms
		F _{SYSCLK} = 24.5 MHz				
V _{DD} Voltage During Programming ³	V _{PROG}		2.2	_	3.6	V
Endurance (Write/Erase Cycles)	N _{WE}		20k	100k	_	Cycles
CRC Calculation Time	t _{CRC}	One 256-Byte Block	—	5.5	—	μs
		SYSCLK = 48 MHz				

Note:

1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.

- 2. The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.
- 3. Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}).

4. Data Retention Information is published in the Quarterly Quality and Reliability Report.

4.1.5 Power Management Timing

Table 4.5. Power Management Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Idle Mode Wake-up Time	t _{IDLEWK}		2	_	3	SYSCLKs
Suspend Mode Wake-up Time	t _{SUS-}	SYSCLK = HFOSC0	_	170	_	ns
	PENDWK	CLKDIV = 0x00				
Snooze Mode Wake-up Time	t _{SLEEPWK}	SYSCLK = HFOSC0	—	12	—	μs
		CLKDIV = 0x00				

4.1.6 Internal Oscillators

Table 4.6. Internal Oscillators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
High Frequency Oscillator 0 (24.5 MHz)								
Oscillator Frequency	f _{HFOSC0}	Full Temperature and Supply Range	24	24.5	25	MHz		
Power Supply Sensitivity	PSS _{HFOS} C0	T _A = 25 °C	_	0.5	_	%/V		
Temperature Sensitivity	TS _{HFOSC0}	V _{DD} = 3.0 V	_	40	_	ppm/°C		
High Frequency Oscillator 1 (72 N	lHz)							
Oscillator Frequency	f _{HFOSC1}	Full Temperature and Supply Range	70.5	72	73.5	MHz		
Power Supply Sensitivity	PSS _{HFOS} C1	T _A = 25 °C	_	300	_	ppm/V		
Temperature Sensitivity	TS _{HFOSC1}	V _{DD} = 3.0 V	—	103	—	ppm/°C		
Low Frequency Oscillator (80 kHz)								
Oscillator Frequency	f _{LFOSC}	Full Temperature and Supply Range	75	80	85	kHz		
Power Supply Sensitivity	PSS _{LFOSC}	T _A = 25 °C	—	0.05	—	%/V		
Temperature Sensitivity	TS _{LFOSC}	V _{DD} = 3.0 V	—	65	—	ppm/°C		

Table 4.9. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Resolution	N _{bits}	14 Bit Mode		14			
		12 Bit Mode		12			
		10 Bit Mode		10		Bits	
Throughput Rate	f _S	14 Bit Mode	_	_	900	ksps	
(High Speed Mode)		12 Bit Mode	_	_	1	Msps	
		10 Bit Mode	—	—	1.125	Msps	
Throughput Rate	f _S	14 Bit Mode	—	—	320	ksps	
(Low Power Mode)		12 Bit Mode	—	_	340	ksps	
		10 Bit Mode	—	—	360	ksps	
Tracking Time	t _{TRK}	High Speed Mode	217.8 ¹	—	_	ns	
		Low Power Mode	450	_	_	ns	
Power-On Time	t _{PWR}		1.2	_	_	μs	
SAR Clock Frequency	f _{SAR}	High Speed Mode	_	_	18.36	MHz	
		Low Power Mode	_	_	12.25	MHz	
Conversion Time ²	t _{CNV}	14-Bit Conversion,		1	μs		
		SAR Clock =18 MHz,					
		System Clock = 72 MHz.					
		12-Bit Conversion,		μs			
		SAR Clock =18 MHz,					
		System Clock = 72 MHz.					
		10-Bit Conversion,		0.59		μs	
		SAR Clock =18 MHz,					
		System Clock = 72 MHz.					
Sample/Hold Capacitor	C _{SAR}	Gain = 1	_	5.2	_	pF	
		Gain = 0.75	_	3.9	_	pF	
		Gain = 0.5	—	2.6	_	pF	
		Gain = 0.25	_	1.3	_	pF	
Input Pin Capacitance	C _{IN}	High Quality Input	_	20	_	pF	
		Normal Input	—	20	—	pF	
Input Mux Impedance	R _{MUX}	High Quality Input	—	330	_	Ω	
		Normal Input	_	550	—	Ω	
Voltage Reference Range	V _{REF}		1	_	V _{IO}	V	
Input Voltage Range ³	V _{IN}		0	_	V _{REF} / Gain	V	

4.1.10 Voltage Reference

Table 4	4.10.	Voltage	Reference
---------	-------	---------	-----------

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit		
Internal Fast Settling Reference								
Output Voltage	V _{REFFS}		1.62	1.65	1.68	V		
(Full Temperature and Supply Range)								
Temperature Coefficient	TC _{REFFS}			50	_	ppm/°C		
Turn-on Time	t _{REFFS}		_	—	1.5	μs		
Power Supply Rejection	PSRR _{REF} FS		_	400		ppm/V		
On-chip Precision Reference	1			·	·			
Valid Supply Range	V _{DD}	1.2 V Output	2.2	_	3.6	V		
		2.4 V Output	2.7	—	3.6	V		
Output Voltage	V _{REFP}	1.2 V Output, V _{DD} = 3.3 V, T = 25 °C	1.195	1.2	1.205	V		
		1.2 V Output	1.18	1.2	1.22	V		
		2.4 V Output, V _{DD} = 3.3 V, T = 25 °C	2.39	2.4	2.41	V		
		2.4 V Output	2.36	2.4	2.44	V		
Turn-on Time, settling to 0.5 LSB	t _{VREFP}	4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin	_	3	_	ms		
		0.1 µF ceramic bypass on VREF pin	_	100	_	μs		
Load Regulation	LR _{VREFP}	VREF = 2.4 V, Load = 0 to 200 μA to GND	—	8	—	μV/μΑ		
		VREF = 1.2 V, Load = 0 to 200 μA to GND	_	5	_	μV/μΑ		
Load Capacitor	C _{VREFP}	Load = 0 to 200 µA to GND	0.1	—	—	μF		
Short-circuit current	ISC _{VREFP}		—	—	8	mA		
Power Supply Rejection	PSRR _{VRE} FP		_	75	_	dB		
External Reference								
Input Current	I _{EXTREF}	ADC Sample Rate = 1 Msps; VREF = 3.0 V	_	5	_	μA		

4.1.11 Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Uncalibrated Offset	V _{OFF}	T _A = 0 °C	—	751	—	mV
Uncalibrated Offset Error ¹	E _{OFF}	T _A = 0 °C	—	19	_	mV
Slope	М		—	2.82	_	mV/°C
Slope Error ¹	E _M			29	_	μV/°C
Linearity	LIN	T = 0 °C to 70 °C	_	-0.1 to 0.15	—	°C
		T = -20 °C to 85 °C	—	-0.2 to 0.35	—	°C
		T = -40 °C to 105 °C	—	-0.4 to 0.8	—	°C
Turn-on Time	t _{ON}			3.5	_	μs
Temp Sensor Error Using Typical Slope and Factory-Calibrated Off- set ^{2, 3}	E _{TOT}	T = 0 °C to 70 °C	-2.6	—	1.8	°C
		T = -20 °C to 85 °C	-2.9		2.7	°C
		T = -40 °C to 105 °C	-3.2	_	4.2	°C

Table 4.11. Temperature Sensor

Note:

1. Represents one standard deviation from the mean.

2. The factory-calibrated offset value is stored in the read-only area of flash in locations 0xFFD4 (low byte) and 0xFFD5 (high byte). The 14-bit result represents the output of the ADC when sampling the temp sensor using the 1.65 V internal voltage reference.

3. The temp sensor error includes the offset calibration error, slope error, and linearity error. The values are based upon characterization and are not tested across temperature in production. The values represent three standard deviations above and below the mean. Additional information on achieving high measurement accuracy is available in AN929: Accurate Temperature Sensing with the EFM8 Laser Bee MCU Family.

4.1.12 DACs

Parameter	Symbol	Test Condition	Min	Unit		
Resolution	N _{bits}			Bits		
Throughput Rate	f _S		—	_	200	ksps
Integral Nonlinearity	INL	DAC0 and DAC2	-10	-1.77 / 1.56	10	LSB
		DAC1 and DAC3	-11.5	-2.73 / 1.11	11.5	LSB
Differential Nonlinearity	DNL		-1	LSB		
Output Noise	$\begin{array}{l} \text{VREF} &=\\ 2.4 \text{ V} \\ \text{f}_{\text{S}} &= 0.1 \\ \text{Hz to 300} \\ \text{kHz} \end{array}$		—	110	_	μV _{RMS}
Slew Rate	SLEW			±1	_	V/µs
Output Settling Time to 1% Full- scale	^t SETTLE	V _{OUT} change between 25% and 75% Full Scale	—	2.6	5	μs
Power-on Time	t _{PWR}		—	—	10	μs
Voltage Reference Range	V _{REF}		1.15	—	V _{DD}	V
Power Supply Rejection Ratio	PSRR	DC, V _{OUT} = 50% Full Scale	— 78 —		dB	
Total Harmonic Distortion	THD	V _{OUT} = 10 kHz sine wave, 10% to 90%	54			dB
Offset Error	E _{OFF}	VREF = 2.4 V	-8	0	8	LSB
Full-Scale Error	E _{FS}	VREF = 2.4 V	-13	±5	13	LSB
External Load Impedance	R _{LOAD}		2	_	_	kΩ
External Load Capacitance ¹	C _{LOAD}		—	—	100	pF
Load Regulation		V _{OUT} = 50% Full Scale I _{OUT} = -2 to 2 mA	_	100	1300	μV/mA

Note:

1. No minimum external load capacitance is required. However, under low loading conditions, it is possible for the DAC output to glitch during start-up. If smooth start-up is required, the minimum loading capacitance at the pin should be a minimum of 10 pF.

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
24	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
				CLU3B.10	

8. QFP32 Package Specifications

8.1 QFP32 Package Dimensions



Figure 8.1. QFP32 Package Drawing

Table 8.1. QFP32 Package Dimensions

Dimension	Min	Тур	Мах					
A	—	—	1.20					
A1	0.05	—	0.15					
A2	0.95	0.95 1.00						
b	0.30	0.37	0.45					
с	0.09	_	0.20					
D		9.00 BSC						
D1	7.00 BSC							
е		0.80 BSC						
E		9.00 BSC						
E1		7.00 BSC						
L	0.50	0.60	0.70					

Dimension	Min	Тур	Мах				
ааа		0.20					
bbb		0.20					
ссс		0.10					
ddd		0.20					
theta	0°	3.5°	7 °				
Note:	•						

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MS-026.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.





The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

9.2 QFN24 PCB Land Pattern



Figure 9.2. QFN24 PCB Land Pattern Drawing

Table 9.2. QFN24 PCB Land Pattern Dimensions

Dimension	Min	Мах							
C1	3.00								
C2	3.00								
e	0.4	0.4 REF							
X1	0.:	0.20							
X2	1.80								
Y1	0.80								
Y2	1.80								
Y3	0.4								
f	2.50 REF								
с	0.25	0.35							

Min	Тур	Мах
	0.20	
	0.18	
	0.10	
	0.10	
		Min Typ 0.20 0.18 0.10 0.10

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-137, variation AE.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

11. Revision History

11.1 Revision 1.01

October 21st, 2016

Updated QFN24 center pad stencil description.

11.2 Revision 1.0

September 6th, 2016

Updated part numbers to revision B.

Updated many specifications with full characterization data.

Added a note regarding which DACs are available to Table 2.1 Product Selection Guide on page 2.

Added specifications for 4.1.16 SMBus.

Added bootloader pinout information to 3.10 Bootloader.

Added CRC Calculation Time to 4.1.4 Flash Memory.

11.3 Revision 0.5

February 10th, 2016

Updated Figure 5.2 Debug Connection Diagram on page 32 to move the pull-up resistor on C2D / RSTb to after the series resistor instead of before.

Added S0 devices and information about the SMBus bootloader in 3.10 Bootloader.

Added a reference to AN945: EFM8 Factory Bootloader User Guide in 3.10 Bootloader.

Added mention of the pre-programmed bootloaders in 1. Feature List.

Updated all part numbers to revision B.

Added the C oscillator, which is now available on revision B.

Adjusted C1, C2, X2, Y2, and Y1 maximums for 7.2 QFN32 PCB Land Pattern.

Adjusted package markings for QFN32 and QSOP24 packages.

Filled in TBD minimum and maximum values for DAC Differential Nonlinearity in Table 4.12 DACs on page 24.

11.4 Revision 0.4

Updated specification tables based on current device characterization status and production test limits.

Added bootloader section.

Added typical connection diagrams.

Corrected CLU connections in pin function tables.

11.5 Revision 0.3

Added information on the bootloader to 3.10 Bootloader.

Updated some characterization TBD values.

11.6 Revision 0.1

Initial release.

	6.2 EFM8LB1x-QFP32 Pin Definitions																.38
	6.3 EFM8LB1x-QFN24 Pin Definitions																.43
	6.4 EFM8LB1x-QSOP24 Pin Definitions										•						.48
7.	. QFN32 Package Specifications.																53
	7.1 QFN32 Package Dimensions																.53
	7.2 QFN32 PCB Land Pattern																.55
	7.3 QFN32 Package Marking																.56
8	OFP32 Package Specifications																57
0.	8 1 OEP32 Package Dimensions	•	•••	• •	•	•••	• •	•	•	•	•	•	•	•	•	•	57
	8.2 QEP32 PCB Land Pattern	•		• •	•		• •	•	•	•	•	•	•	•	•	•	.07
	8.3 OFP32 Package Marking	•		• •	•		• •	•	•	•	•	•	•	•	•	•	.00
•		•		• •	•		• •	•	•	•	•	•	•	•	•	•	.00
9.		•	•••	•••	•	•••	• •	•	•	•	•	•	•	•	•	•	61
	9.1 QFN24 Package Dimensions	•		• •	•		• •	•	•	•	•	•	•	•	•	•	.01
	9.2 QFN24 PCB Land Pattern	•		• •	•			·	•	•	•	•	•	•	•	·	.03
		•		• •	•			·	•	•	•	•	•	•	•	·	.04
10	0. QSOP24 Package Specifications	•	•••	• •	•	•••	• •	·	·	·	•	•	•	•	•	·	65
	10.1 QSOP24 Package Dimensions	•			•			·	•	•	•	•	•	•	•	·	.65
	10.2 QSOP24 PCB Land Pattern	•			•			•	•	•	•	•	•	•	•	•	.67
	10.3 QSOP24 Package Marking	•			•			•	•	•	•	•	•	•	•	•	.68
11	1. Revision History	•			•			•	•	•	•	•	•	•	•	•	69
	11.1 Revision 1.01	•									•						.69
	11.2 Revision 1.0	•									•						.69
	11.3 Revision 0.5	•									•						.69
	11.4 Revision 0.4	•									•						.69
	11.5 Revision 0.3	•									•	•					.69
	11.6 Revision 0.1	•									•		•				.69
Та	able of Contents																70