
# E·XFL



Welcome to E-XFL.COM

Embedded - Microcontrollers - Application Specific: Tailored Solutions for Precision and Performance

#### Embedded - Microcontrollers - Application Specific

represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

#### What Are <u>Embedded - Microcontrollers -</u> <u>Application Specific</u>?

Application enacific microcontrollars are angineered to

#### Details

Detalls	
Product Status	Obsolete
Applications	USB Type C
Core Processor	ARM® Cortex®-M0
Program Memory Type	FLASH (32KB)
Controller Series	-
RAM Size	4K x 8
Interface	I <sup>2</sup> C, SPI, UART/USART, USB
Number of I/O	31
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	35-UFBGA, WLCSP
Supplier Device Package	35-WLCSP (3.23x2.10)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cypd1104-35fnxit

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Contents

Functional Definition	3
CPU and Memory Subsystem	
System Resources	
GPIO	
Pin Definitions	
Pinouts	10
Power	11
Electrical Specifications	12
Absolute Maximum Ratings	
Device-Level Specifications	
Digital Peripherals	
Memory	
System Resources	
Applications in Detail	

Ordering Information	23
Ordering Code Definitions	23
Packaging	24
Acronyms	27
Document Conventions	28
Units of Measure	28
Revision History	29
Sales, Solutions, and Legal Information	31
Worldwide Sales and Design Support	31
Products	31
PSoC® Solutions	31
Cypress Developer Community	31
Technical Support	31



# **Pin Definitions**

Table 1 provides the pin definition for 35-Ball WLCSP for the Cable/EMCA application. Refer to Table 23 for part numbers to package mapping.

Table 1. Pin Definitions for 35-ball WLCSP for EMCA Cable Application	Table 1.	Pin Definitions	for 35-ball WLCSF	of or EMCA Cable	Application
---	----------	-----------------	-------------------	------------------	-------------

Functional Pin Name	CYPD1103- 35FNXIT Balls	Туре	Description
CC1_RX	C4	I	CC1 control 0: TX enabled z: RX sense
CC1_TX	D7	0	Configuration Channel 1
SWD_IO	D1	I/O	SWD I/O
SWD_CLK	C1	I	SWD clock
I2C_SCL	B1	I/O	I <sup>2</sup> C clock signal
I2C_SDA	B2	I/O	I <sup>2</sup> C data signal
XRES	B6	I	Reset
VCCD	A7	POWER	Regulated digital supply output. Connect a 1 to 1.6-µF capacitor. No external source should be connected
VDDD	C7	POWER	Power supply for both analog and digital sections
VSSA	B7	GND	Analog ground
CC_VREF	C5		Data reference signal for CC lines
TX_U	B3	0	Signals for internal use only. The TX_U output signal should be connected to the TX_M signal
TX_M	B5	Ι	-
TX_REF_IN	D3	Ι	Reference signal for internal use. Connect to TX_REF output via a 2.4K 1% resistor
TX_GND	A3	Ι	Connect to GND via 2K 1% resistor
TX_REF_OUT	D4	0	Reference signal generated by connecting internal current source to two 1K external resistors
RA_DISCONNECT	E4	0	Optional control signal to remove RA after assertion of VCONN 0: RA disconnected 1: RA connected
VCONN_DET	C6	Ι	Local VCONN detection signal 0: VCONN is not locally applied 1: VCONN is locally applied
CC1_LPREF	A5	Ι	Reference signal for internal use. Connect to the output of resistor divider from VDDD.
RA_FAR_DISCONNECT	E5	0	Optional control signal to remove RA after assertion of VCONN (NC for 2 chip/cable) 0: RA disconnected 1: RA connected
BYPASS	D5	I	Bypass capacitor for internal analog circuits
CC1_LPRX	C3	I	Configuration channel 1 RX signal for Low Power States
GPIO	A1, A2, A4, A6, B4, C2, D2, D6, E1, E2, E3, E6, E7	_	General-purpose I/Os



Table 2 provides the pin definitions for 40-pin QFN and 35-ball WLCSP for the notebook, tablet, smartphone, and monitor applications. Refer to Table 23 on page 23 for part numbers to package mapping.

Functional Pins	CYPD 1122-40LQXI Pins <sup>[8]</sup>	CYPD 1121-40LQXI Pins <sup>[9]</sup>	CYPD 1131-35FNXIT Balls <sup>[10]</sup>	Туре	Description
MUXSEL_1	1	1	D5	0	External Data Mux Select signal 1
MUXSEL_2	2	2	D6	0	External Data Mux Select signal 2
CC1_CTRL	3	3	D3	I/O	CC1 control 0: TX enabled z: RX sense
CC2_CTRL	4	4	E4	I/O	CC2 control 0: TX enabled z: RX sense
MUXSEL_3	5	5	E5	0	External Data Mux Select signal 3
MUXSEL_4	6	6	E6	0	External Data Mux Select signal 4
CS_P	7	7	E3	I	Current Sensing Plus input
CS_M	8	8	E2	I	Current Sensing Minus input I
VSS	9	9	-	GND	Ground
CC1	10	10	-	I/O	Configuration Channel 1
CC_SEL_REF_1	11	11	E1	0	CC Reference Select signal
SWD_IO	12	12	D1	I/O	SWD IO
SWD_CLK	13	13	C1	I	SWD Clock
HOTPLUG_DET	14	14	C2	I/O	HotPlug Detection for Display Port Alternate Mode
GPIO1	15	-	_	I/O	General-purpose I/O
VSEL2	_	15	_	0	Voltage Select signal 2 for selecting output voltage
GPIO2	16	-	_	I/O	General-purpose I/O
GPIO3	17	-	_	I/O	General-purpose I/O
IFAULT	-	17	-	I	Current Fault Indication 0: No fault 1: Current fault
I2C_SCL	18	18	B1	I/O	I2C Clock signal
I2C_SDA	19	19	B2	I/O	I2C Data signal
I2C_INT	20	20	A2	0	I2C Interrupt
CC_SEL_REF_2	21	21	A1	0	CC Reference Select signal
CC1_RD	22	22	C3	0	Open Drain signal to connect RD to CC 1 line z: RD not connected 0: RD connected for Monitor application 1: RD connected for Notebook application
CC1_RP	23	23	A5	0	Open Source signal to connect RP to CC 1 line z: RP not connected 1: RP connected

Table 2. Pin Definitions for 40-QFN and 35-ball WLCSP for Notebook, Tablet, SmartPhone and Monitor Applications

Notes

Pinout for Notebook DRP application for 40-QFN.
 Pinout for Monitor DRP application for 40-QFN.
 Pinout for Notebook DRP application for 35-CSP.



Table 3 provides the pin definition for 40-pin QFN for Notebook (DFP) application. Refer to Table 23 for part numbers to package mapping.

Functional Pin Name	Active HIGH/ LOW	Drive Mode	CYPD 1134-40LQXI Pins	Туре	Description
MUXSEL_1	_	Open drain, drives low	1	0	External Data Mux Select signal 1
MUXSEL_2	-	Open drain, drives low	2	0	External Data Mux Select signal 2
CC1_CTRL	_	Analog input/Strong drive (push pull)	3	Ю	CC1 control 0:Tx enabled z: RX sense
CC2_CTRL	_	Analog input/Strong drive (push pull)	4	Ю	CC2 control 0: TX enabled z: RX sense
MUXSEL_3	-	Open drain, drives low	5	0	External Data Mux Select signal 3
MUXSEL_4	-	Open drain, drives low	6	0	External Data Mux Select signal 4
CS_P	-	Analog input	7	I	Current Sensing Plus input
CS_M	-	Analog input	8	I	Current Sensing Minus input
VSS	-	-	9	GND	Ground
CC1	-	Strong drive (push pull)	10	0	Configuration Channel 1
CC1_RP_1.5	Active HIGH	Open drain, drives high	11	0	Open Drain signal to connect RP to CC1 line (1.5A current) z: RP not connected 1: RP connected
SWD_IO	-	_	12	IO	SWD IO
SWD_CLK	-	-	13	I	SWD Clock
CC1_RP_3.0	Active HIGH	Open drain, drives high	14	0	Open Source signal to connect RP to CC1 line (3A current) z: RP not connected 1: RP connected
CC1_RP_DEF	Active HIGH	Open drain, drives high	15	0	Open Drain signal to connect RP to CC1 line (Default current) z: RP not connected 1: RP connected
CC2_RP_DEF	Active HIGH	Open drain, drives high	16	0	Open Drain signal to connect RP to CC2 line (Default current) z: RP not connected 1: RP connected
CC2_RP_1.5	Active HIGH	Open drain, drives high	17	0	Open Drain signal to connect RP to CC2 line (1.5A current) z: RP not connected 1: RP connected
I2C_SCL	Active LOW	Open drain, drives low	18	IO	l <sup>2</sup> C Clock signal
I2C_SDA	Active LOW	Open drain, drives low	19	IO	l <sup>2</sup> C Data signal

Open drain, drives low

20

Table 3. Pin Definitions for 40-Pin QFN for Notebook (DFP)

Active LOW

I2C\_INT

I<sup>2</sup>C Interrupt

0



# Table 3. Pin Definitions for 40-Pin QFN for Notebook (DFP) (continued)

Functional Pin Name	Active HIGH/ LOW	Drive Mode	CYPD 1134-40LQXI Pins	Туре	Description
CC2_RP_3.0	Active HIGH	Open drain, drives high	21	0	Open Source signal to connect RP to CC2 line (3A current) z: RP not connected 1: RP connected
CC1_LPRX	_	Analog input	22	I	Configuration channel 1 RX signal for Low Power states
CC1_LPREF	-	Analog input	23	I	Reference signal for internal use.
CC2_LPRX	-	Analog input	24	I	Configuration channel 2 RX signal for Low Power states
CC2_LPREF	-	Analog input	25	I	Reference signal for internal use.
CC2	_	Strong drive (push pull)	26	0	Configuration Channel 2
CC1_VCONN_CTRL	Active LOW	Open drain, drives low	27	0	Open Drain signal to control a PFET power switch for VCONN on CC1 line 0: VCONN switch closed z: VCONN switch open
CC2_VCONN_CTRL	Active LOW	Open drain, drives low	28	0	Open Drain signal to control a PFET power switch for VCONN on CC2 line 0: VCONN switch closed z: VCONN switch open
IFAULT	Active HIGH	Digital input	29	I	Current Fault Indication on VBUS 0: No fault 1: Over Current fault
XRES	Active LOW	Analog input	30	I	Reset
VCCD	_	_	31	POWER	Connect 1uf Capacitor between VCCD and Ground
VDDD	-	-	32	POWER	5-V Supply
VDDA	-	-	33	POWER	5-V Supply
VSSA	-	-	34	GND	-
E-PAD	-	-	E-PAD	GND	_
VBUS_VMON	_	Analog input	35	I	VBUS Over-voltage Protection monitoring signal
VBUS_VREF	-	Analog input	36	I	VBUS reference signal for Over-voltage Protection detection
VBUS_P_CTRL	Active HIGH	Strong drive (Push Pull)	37	0	Full rail control signal for enabling/disabling Provider load FET
HOTPLUG_DET	Active HIGH	Open drain, drives low	38	Ю	HotPlug Detection for Display Port Alternate Mode
CC_VREF/ VBUS_DISCHARGE	-/Active HIGH	Analog input/Strong drive (Push Pull)	39	Ю	Data reference signal for CC lines / Signal used for discharging VBUS line during voltage change
MUXSEL_5	_	Open drain, drives low	40	0	External Data Mux Select signal 5



# **Pinouts**








Figure 3. Pinout for CYPD1134-40LQXI



#### Figure 4. Pinout for CYPD1132-16SXI

	)			
SWD_CLK	1		16 🗖	SWD_IO
VBUS_P_CTRL	2		15 🗖	сс
VBUS_VMON	3 S	SOIC	14 📼	VSEL2
VBUS_VREF	4 (To	p View)	13 🗖	VSEL1
XRES -	5 (10	p view)	12 📼	CS
VCCD	6		11 📼	CC_CTRL
VSSD	7		10 📼	CC_VREF/VBUS_DISCHARGE
	8		9 🗖	VSSA





#### Figure 5. Pinout for CYPD1103-35FNXIT/CYPD1131-FNXIT

## Power

The following power system diagram shows the minimum set of power supply pins as implemented for the CCG1. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the VDDA input. There is a separate regulator for the Deep Sleep mode. There is a separate low-noise regulator for the bandgap. The supply voltage range is 3.2 V to 5.5 V with all functions and circuits operating over that range. VDDA and VDDD must be shorted together; the grounds, VSSA and VSS must also be shorted together. Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- $\mu$ F range in parallel with a smaller capacitor (0.1  $\mu$ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

Refer to Application Diagrams for bypassing schemes.



# βĈ

## Table 12. Fixed I<sup>2</sup>C DC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I <sub>I2C1</sub>	Block current consumption at 100 kHz	-	-	50	μA	-
SID150	I <sub>I2C2</sub>	Block current consumption at 400 kHz	-	-	135.00	μA	-
SID151	I <sub>I2C3</sub>	Block current consumption at 1 Mbps	-	-	310.00	μA	-
SID152	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep Sleep mode	_	_	1.40	μA	-

#### Table 13. Fixed I<sup>2</sup>C AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID153	F <sub>I2C1</sub>	Bit rate	-	—	1.00	Mbps	_

#### Memory

#### Table 14. Flash DC Specifications

Spec ID	Parameter	Description		Тур	Max	Units	Details/Conditions
SID173	V <sub>PE</sub>	Erase and program voltage	3.20	-	5.50	V	-

#### Table 15. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T <sub>ROWWRITE</sub> <sup>[13]</sup>	Row (block) write time (erase and program)	-	-	20.00	ms	Row (block) = 128 bytes
SID175	T <sub>ROWERASE</sub> <sup>[13]</sup>	Row erase time	-	-	13.00	ms	-
SID176	T <sub>ROWPROGRAM</sub> <sup>[13]</sup>	Row program time after erase	-	-	7.00	ms	-
SID178	T <sub>BULKERASE</sub> <sup>[13]</sup>	Bulk erase time (32 KB)	-	-	35.00	ms	-
SID180	T <sub>DEVPROG</sub> <sup>[13]</sup>	Total device program time	-	-	7.00	seconds	Guaranteed by characterization
SID181	F <sub>END</sub>	Flash endurance	100 K	_	_	cycles	Guaranteed by characterization
SID182	F <sub>RET</sub> <sup>[14]</sup>	Flash retention. $T_A \leq 55~^\circ\text{C},~100~\text{K}~\text{P/E}$ cycles	20	-	-	years	Guaranteed by characterization
SID182A	$- \qquad \qquad \  \  \  \  \  \  \  \  \  \  \  \ $		10	_	_	years	Guaranteed by characterization
SID182B	_	$- \qquad \qquad \  \  \  \  \  \  \  \  \  \  \  \ $		_	_	years	Guaranteed by characterization

Notes

14. Cypress provides a retention calculator to calculate the retention lifetime based on customers' individual temperature profiles for operation over the -40 °C to +105 °C ambient temperature range. Contact customercare@cypress.com.

<sup>13.</sup> It can take as much as 20 milliseconds to write to flash. During this time the device should not be Reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



## System Resources

Power-on-Reset (POR) with Brown Out

### Table 16. Imprecise Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID185	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	-	1.45	V	Guaranteed by characterization
SID186	V <sub>FALLIPOR</sub>	Falling trip voltage	0.75	-	1.40	V	Guaranteed by characterization
SID187	VIPORHYST	Hysteresis	15.0	I	200.0	mV	Guaranteed by characterization

## Table 17. Precise Power On Reset (POR)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.64	-	_	V	Guaranteed by characterization
SID192	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.40	-	_	V	Guaranteed by characterization

#### SWD Interface

#### Table 18. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.2 \text{ V} \le \text{V}_{\text{DDD}} \le 5.5 \text{ V}$	-	-	14.00		SWDCLK ≤1/3 CPU clock frequency
SID215	T_SWDI_SETUP	T = 1/f SWDCLK	0.25 × T	-	-	ns	Guaranteed by characterization
SID216	T_SWDI_HOLD	T = 1/f SWDCLK	0.25 × T	-	-	ns	Guaranteed by characterization
SID217	T_SWDO_VALID	T = 1/f SWDCLK	-	-	0.50*T	ns	Guaranteed by characterization
SID217A	T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_	ns	Guaranteed by characterization

Internal Main Oscillator

## Table 19. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I <sub>IMO1</sub>	IMO operating current at 48 MHz	_	-	1000.00	μA	_

## Table 20. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F <sub>IMOTOL1</sub>	Frequency variation	-	-	±2.00	%	With API-called calibration
SID226	T <sub>STARTIMO</sub>	IMO startup time	-	-	12.00	μs	-
SID229	T <sub>JITRMSIMO3</sub>	RMS Jitter at 48 MHz	-	139.00	-	ps	_



#### Internal Low-Speed Oscillator

# Table 21. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231	I <sub>ILO1</sub>	ILO operating current at 32 kHz	-	0.30	1.05	μA	Guaranteed by characterization
SID233	I <sub>ILOLEAK</sub>	ILO leakage current	_	2.00	15.00	nA	Guaranteed by design

## Table 22. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234	T <sub>STARTILO1</sub>	ILO startup time	-	-	2.00	ms	Guaranteed by characterization
SID236	T <sub>ILODUTY</sub>	ILO duty cycle	LO duty cycle 40.00 50.00 60.00 9		%	Guaranteed by characterization	
SID237	F <sub>ILOTRIM1</sub>	32-kHz trimmed frequency	15.00	32.00	50.00	kHz	±60% with trim







Figure 7. Two Chip/Cable, Component Count = 15/paddle










Figure 9. Notebook (DRP) Application Diagram






Figure 10. Notebook (DFP) Application Diagram




# **Ordering Information**

The CCG1 part numbers and features are listed in the following table.

## Table 23. CCG1 Ordering Information

Part Number <sup>[15]</sup>	Application	Type-C Ports <sup>[16]</sup>	Overcurrent Protection	Overvoltage Protection	Termination Resistor <sup>[17]</sup>	Role <sup>[18]</sup>	Package	Si ID
CYPD1103-35FNXIT	Cable, EMCA	1	No	No	R <sub>a</sub> <sup>[19]</sup>	Cable	35-WLCSP <sup>[20]</sup>	0490
CYPD1131-35FNXIT	Notebook, Tablet, Smartphone	1	Yes	Yes	R <sub>p</sub> <sup>[23]</sup> , R <sub>d</sub> <sup>[21]</sup>	DRP <sup>[24]</sup>	35-WLCSP <sup>[22]</sup>	0491
CYPD1121-40LQXI	Monitor	1	Yes	Yes	R <sub>p</sub> <sup>[23]</sup> , R <sub>d</sub> <sup>[21]</sup>	DRP <sup>[24]</sup>	40-QFN	0489
CYPD1122-40LQXI	Notebook	1	Yes	Yes	R <sub>p</sub> <sup>[23]</sup> , R <sub>d</sub> <sup>[21]</sup>	DRP <sup>[24]</sup>	40-QFN	048A
CYPD1134-40LQXI	Notebook, Desktop	1	Yes	Yes	R <sub>p</sub> <sup>[23]</sup>	DFP	40-QFN	048B
CYPD1132-16SXI	Power Adapter	1	Yes	Yes	R <sub>p</sub> <sup>[23]</sup>	DFP	16-SOIC	0498
CYPD1132-16SXQ	Power Adapter	1	Yes	Yes	R <sub>p</sub> <sup>[23]</sup>	DFP	16-SOIC	0498

# **Ordering Code Definitions**



T = Tape and reel for CSP, N/A for other packages Temperature Range: I = Industrial, Q = Extended industrial Lead: X = Pb-free Package Type: LQ = QFN, FN = CSP, S = SOIC Number of pins in the package 0X: OCP and OVP not supported, 1X: reserved, 2X, 3X: OCP and OVP supported Number of Type-C Ports: 1 = 1 Port, 2 = 2 Port Product Type: 1 = First-generation product family, CCG1 Marketing Code: PD = Power delivery product family Company ID: CY = Cypress

Notes

- 15. All part numbers support: Input voltage range from 3.2 V to 5.5 V. Industrial parts support -40 °C to +85 °C, Extended Industrial parts support -40 °C to 105 °C. 16. Number of USB Type-C Ports supported .
- 17. Default V<sub>CONN</sub> termination.
- 18. PD Role.
  19. Type-C Cable Termination.
  20. 35-WLCSP #1 pinout.
- USB Device Termination.
   35-WLCSP #2 pinout.
   USB Host Termination.
- 24. Dual Role Port.






Figure 12. 40-pin QFN Package Outline, 001-80659


2. REFERENCE JEDEC # MO-248

3. PACKAGE WEIGHT: 68 ±2 mg

4. ALL DIMENSIONS ARE IN MILLIMETERS

001-80659 \*A

The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.



# Figure 13. 35-Ball WLCSP Package Outline, 001-93741

#### NOTES:


1. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18

2. ALL DIMENSIONS ARE IN MILLIMETERS

001-93741 \*\*



## Figure 14. 16-pin SOIC (150 Mils) S16.15/SZ16.15 Package Outline, 51-85068





# **Document Conventions**

## Units of Measure

# Table 28. Units of Measure

Symbol	Unit of Measure			
°C	degrees Celsius			
Hz	hertz			
KB	1024 bytes			
kHz	kilohertz			
kΩ	kilo ohm			
Mbps	megabits per second			
MHz	megahertz			
MΩ	mega-ohm			
Msps	megasamples per second			
μA	microampere			
μF	microfarad			
μs	microsecond			
μV	microvolt			
μW	microwatt			
mA	milliampere			
ms	millisecond			
mV	millivolt			
nA	nanoampere			
ns	nanosecond			
Ω	ohm			
pF	picofarad			
ppm	parts per million			
ps	picosecond			
S	second			
sps	samples per second			
V	volt			



# **Revision History**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4520316	MSMI	09/30/2014	New datasheet
*A	4531795	SJH	10/13/2014	Updated Functional Definition. Updated Figure 8, Figure , Figure 7, Figure , Figure 14, Figure 9. Added Figure 11. Updated Pinouts. Updated Power. Updated Figure , Figure 8. Updated Ordering Information Added Note 24 and referred the same note in 40-pin QFN corresponding to CYPD1122-40LQXI. Added Note 27 and referred the same note in 40-pin QFN corresponding to CYPD1134-40LQXI.
*B	4569912	SJH	11/21/2014	Updated Features. Added 16-pin SOIC related information. Updated Functional Definition. Updated Pin Definitions. Added Table 2. Updated Pinouts. Updated Figure 2, Figure 5. Added Figure 4. Updated Power. Updated Power. Updated Figure 6. Updated Electrical Specifications. Updated Device-Level Specifications. Updated Memory. Added Note 14 and referred the same note in F <sub>RET</sub> parameter. Added details corresponding to spec ID SID182B under F <sub>RET</sub> parameter. Updated Figure 14, Figure 9, Figure 11. Added Figure 8 and Figure 10. Updated Ordering Information. Updated part numbers. Added a column "Si ID". Updated Table 24. Updated details in maximum value column corresponding to T <sub>A</sub> and T <sub>J</sub> parameters. Added 16-pin SOIC related information. Updated Table 25.
*C	4596141	SJH	12/14/2014	Updated Figure 6, Figure 14, Figure 16. Updated Table 8, Table 23.
*D	4646123	SJH	02/04/2015	Updated pin definitions for 40-pin QFN and 35-ball WLCSP. Updated Pinout for CYPD1122-40LQXI/CYPD1121-40LQXI and Ordering Information. Updated conditions for Device-Level Specifications. Updated diagrams in Applications in Detail section.
*E	4686050	VGT	03/13/2015	Removed information about 28-pin SSOP. Updated Table 3, Table 23, Table 24, Table 25, Table 26, Table 27. Updated Figure 2, Figure .
*F	4747272	VGT	05/13//2015	Updated General Description. Added Note 1 and referenced it in Features. Updated Figure 6, Figure 8 through Figure 11. Removed Figure 9. Single Chip/Cable, Component Count = 13. Removed Figure 11. Two Chip/Cable, Component Count = 11/paddle.



# Revision History (continued)

	n Title: CCG Number: 00		t USB Type-C	Port Controller with Power Delivery
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*G	4800534	VGT	07/02/2015	Updated Low-Power Operation. Updated the number of GPIOs to "up to 30" in GPIO. Updated "1.8 to 5.5 V" to "3.2 V to 5.5 V" in Low-Power Operation, Power System, Power, Device-Level Specifications and Note 15. Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 14 and Table 18. Added table footnotes 8, 9 and 10. Deleted footnotes 25 through 28. Updated Figure 2 and Figure 8 through Figure 11. Added Figure 3. Updated the following in Power: Removed Figures 5 through 8. Updated the section.
*H	4939764	VGT	09/29/2015	Removed specs SID241 and 242. Updated 40-pin QFN package to current revision.
*	5179365	KISB	03/17/2016	Updated max value of I <sub>I2C1</sub> from 10.50 μA to 50 μA. Updated copyright information and sales links at the end of the document.
*J	5459633	VGT	10/03/2016	Added compliance information regarding the USB Specification. Updated copyright notice to include WICED. Added IoT link in Sales, Solutions, and Legal Information.



# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

# PSoC<sup>®</sup> Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/support

Notice regarding compliance with Universal Serial Bus specification: Cypress offers firmware and hardware solutions that are certified to comply with the Universal Serial Bus specification, USB Type-C<sup>™</sup> Cable and Connector Specification, and other specifications of USB Implementers Forum, Inc (USB-IF). You may use Cypress or third-party software tools, including sample code, to modify the firmware for Cypress USB products. Modification of such firmware could cause the firmware/hardware combination to no longer comply with the relevant USB-IF specification. You are solely responsible for ensuring the compliance of any modifications you make, and you must follow the compliance requirements of USB-IF before using any USB-IF trademarks or logos in connection with any modifications you make. In addition, if Cypress modifies firmware based on your specifications, then you are responsible for ensuring compliance with any desired standard or specifications as if you had made the modification. CYPRESS IS NOT RESPONSIBLE IN THE EVENT THAT YOU MODIFY OR HAVE MODIFIED A CERTIFIED CYPRESS PRODUCT AND SUCH MODIFIED PRODUCT NO LONGER COMPLIES WITH THE RELEVANT USB-IF SPECIFICATIONS.

© Cypress Semiconductor Corporation 2014-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproducton, modification, translation, or compilation of the Software is probabled.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of meapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or heardroup substances management, or other uses where the failure of the device or system sonal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liability arising form presnal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.