

Welcome to [E-XFL.COM](https://www.e-xfl.com)

**Embedded - Microcontrollers - Application Specific**: Tailored Solutions for Precision and Performance

**Embedded - Microcontrollers - Application Specific** represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

**What Are Embedded - Microcontrollers - Application Specific?**

Application specific microcontrollers are engineered to

#### Details

Product Status	Obsolete
Applications	USB Type C
Core Processor	ARM® Cortex®-M0
Program Memory Type	FLASH (32KB)
Controller Series	-
RAM Size	4K x 8
Interface	I <sup>2</sup> C, SPI, UART/USART, USB
Number of I/O	34
Voltage - Supply	1.71V ~ 5.5V
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-QFN (6x6)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cypd1122-40lqxi">https://www.e-xfl.com/product-detail/infineon-technologies/cypd1122-40lqxi</a>

## Contents

<b>Functional Definition</b> .....	<b>3</b>	<b>Ordering Information</b> .....	<b>23</b>
CPU and Memory Subsystem .....	3	Ordering Code Definitions .....	23
System Resources .....	3	<b>Packaging</b> .....	<b>24</b>
GPIO .....	3	<b>Acronyms</b> .....	<b>27</b>
<b>Pin Definitions</b> .....	<b>4</b>	<b>Document Conventions</b> .....	<b>28</b>
<b>Pinouts</b> .....	<b>10</b>	Units of Measure .....	28
<b>Power</b> .....	<b>11</b>	<b>Revision History</b> .....	<b>29</b>
<b>Electrical Specifications</b> .....	<b>12</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>31</b>
Absolute Maximum Ratings .....	12	Worldwide Sales and Design Support .....	31
Device-Level Specifications .....	12	Products .....	31
Digital Peripherals .....	14	PSoC® Solutions .....	31
Memory .....	15	Cypress Developer Community .....	31
System Resources .....	16	Technical Support .....	31
<b>Applications in Detail</b> .....	<b>18</b>		

## Pin Definitions

Table 1 provides the pin definition for 35-Ball WLCSP for the Cable/EMCA application. Refer to Table 23 for part numbers to package mapping.

**Table 1. Pin Definitions for 35-ball WLCSP for EMCA Cable Application**

Functional Pin Name	CYPD1103-35FNXIT Balls	Type	Description
CC1_RX	C4	I	CC1 control 0: TX enabled z: RX sense
CC1_TX	D7	O	Configuration Channel 1
SWD_IO	D1	I/O	SWD I/O
SWD_CLK	C1	I	SWD clock
I2C_SCL	B1	I/O	I <sup>2</sup> C clock signal
I2C_SDA	B2	I/O	I <sup>2</sup> C data signal
XRES	B6	I	Reset
VCCD	A7	POWER	Regulated digital supply output. Connect a 1 to 1.6-μF capacitor. No external source should be connected
VDDD	C7	POWER	Power supply for both analog and digital sections
VSSA	B7	GND	Analog ground
CC_VREF	C5	I	Data reference signal for CC lines
TX_U	B3	O	Signals for internal use only. The TX_U output signal should be connected to the TX_M signal
TX_M	B5	I	—
TX_REF_IN	D3	I	Reference signal for internal use. Connect to TX_REF output via a 2.4K 1% resistor
TX_GND	A3	I	Connect to GND via 2K 1% resistor
TX_REF_OUT	D4	O	Reference signal generated by connecting internal current source to two 1K external resistors
RA_DISCONNECT	E4	O	Optional control signal to remove RA after assertion of VCONN 0: RA disconnected 1: RA connected
VCONN_DET	C6	I	Local VCONN detection signal 0: VCONN is not locally applied 1: VCONN is locally applied
CC1_LPREF	A5	I	Reference signal for internal use. Connect to the output of resistor divider from VDDD.
RA_FAR_DISCONNECT	E5	O	Optional control signal to remove RA after assertion of VCONN (NC for 2 chip/cable) 0: RA disconnected 1: RA connected
BYPASS	D5	I	Bypass capacitor for internal analog circuits
CC1_LPRX	C3	I	Configuration channel 1 RX signal for Low Power States
GPIO	A1, A2, A4, A6, B4, C2, D2, D6, E1, E2, E3, E6, E7	—	General-purpose I/Os

Table 2 provides the pin definitions for 40-pin QFN and 35-ball WLCSP for the notebook, tablet, smartphone, and monitor applications. Refer to Table 23 on page 23 for part numbers to package mapping.

**Table 2. Pin Definitions for 40-QFN and 35-ball WLCSP for Notebook, Tablet, SmartPhone and Monitor Applications**

Functional Pins	CYPD 1122-40LQXI Pins <sup>[8]</sup>	CYPD 1121-40LQXI Pins <sup>[9]</sup>	CYPD 1131-35FNXIT Balls <sup>[10]</sup>	Type	Description
MUXSEL_1	1	1	D5	O	External Data Mux Select signal 1
MUXSEL_2	2	2	D6	O	External Data Mux Select signal 2
CC1_CTRL	3	3	D3	I/O	CC1 control 0: TX enabled z: RX sense
CC2_CTRL	4	4	E4	I/O	CC2 control 0: TX enabled z: RX sense
MUXSEL_3	5	5	E5	O	External Data Mux Select signal 3
MUXSEL_4	6	6	E6	O	External Data Mux Select signal 4
CS_P	7	7	E3	I	Current Sensing Plus input
CS_M	8	8	E2	I	Current Sensing Minus input I
VSS	9	9	–	GND	Ground
CC1	10	10	–	I/O	Configuration Channel 1
CC_SEL_REF_1	11	11	E1	O	CC Reference Select signal
SWD_IO	12	12	D1	I/O	SWD IO
SWD_CLK	13	13	C1	I	SWD Clock
HOTPLUG_DET	14	14	C2	I/O	HotPlug Detection for Display Port Alternate Mode
GPIO1	15	–	–	I/O	General-purpose I/O
VSEL2	–	15	–	O	Voltage Select signal 2 for selecting output voltage
GPIO2	16	–	–	I/O	General-purpose I/O
GPIO3	17	–	–	I/O	General-purpose I/O
IFAULT	–	17	–	I	Current Fault Indication 0: No fault 1: Current fault
I2C_SCL	18	18	B1	I/O	I2C Clock signal
I2C_SDA	19	19	B2	I/O	I2C Data signal
I2C_INT	20	20	A2	O	I2C Interrupt
CC_SEL_REF_2	21	21	A1	O	CC Reference Select signal
CC1_RD	22	22	C3	O	Open Drain signal to connect RD to CC 1 line z: RD not connected 0: RD connected for Monitor application 1: RD connected for Notebook application
CC1_RP	23	23	A5	O	Open Source signal to connect RP to CC 1 line z: RP not connected 1: RP connected

**Notes**

8. Pinout for Notebook DRP application for 40-QFN.
9. Pinout for Monitor DRP application for 40-QFN.
10. Pinout for Notebook DRP application for 35-CSP.

Table 3 provides the pin definition for 40-pin QFN for Notebook (DFP) application. Refer to Table 23 for part numbers to package mapping.

**Table 3. Pin Definitions for 40-Pin QFN for Notebook (DFP)**


Functional Pin Name	Active HIGH/LOW	Drive Mode	CYPD 1134-40LQXI Pins	Type	Description
MUXSEL_1	–	Open drain, drives low	1	O	External Data Mux Select signal 1
MUXSEL_2	–	Open drain, drives low	2	O	External Data Mux Select signal 2
CC1_CTRL	–	Analog input/Strong drive (push pull)	3	IO	CC1 control 0: Tx enabled z: RX sense
CC2_CTRL	–	Analog input/Strong drive (push pull)	4	IO	CC2 control 0: TX enabled z: RX sense
MUXSEL_3	–	Open drain, drives low	5	O	External Data Mux Select signal 3
MUXSEL_4	–	Open drain, drives low	6	O	External Data Mux Select signal 4
CS_P	–	Analog input	7	I	Current Sensing Plus input
CS_M	–	Analog input	8	I	Current Sensing Minus input
VSS	–	–	9	GND	Ground
CC1	–	Strong drive (push pull)	10	O	Configuration Channel 1
CC1_RP_1.5	Active HIGH	Open drain, drives high	11	O	Open Drain signal to connect RP to CC1 line (1.5A current) z: RP not connected 1: RP connected
SWD_IO	–	–	12	IO	SWD IO
SWD_CLK	–	–	13	I	SWD Clock
CC1_RP_3.0	Active HIGH	Open drain, drives high	14	O	Open Source signal to connect RP to CC1 line (3A current) z: RP not connected 1: RP connected
CC1_RP_DEF	Active HIGH	Open drain, drives high	15	O	Open Drain signal to connect RP to CC1 line (Default current) z: RP not connected 1: RP connected
CC2_RP_DEF	Active HIGH	Open drain, drives high	16	O	Open Drain signal to connect RP to CC2 line (Default current) z: RP not connected 1: RP connected
CC2_RP_1.5	Active HIGH	Open drain, drives high	17	O	Open Drain signal to connect RP to CC2 line (1.5A current) z: RP not connected 1: RP connected
I2C_SCL	Active LOW	Open drain, drives low	18	IO	I <sup>2</sup> C Clock signal
I2C_SDA	Active LOW	Open drain, drives low	19	IO	I <sup>2</sup> C Data signal
I2C_INT	Active LOW	Open drain, drives low	20	O	I <sup>2</sup> C Interrupt

Table 4 provides the pin definition for 16-pin SOIC for the Power Adapter application. Refer to Table 23 on page 23 for part numbers to package mapping.

**Table 4. Pin Definitions for 16-pin SOIC for Power Adapter Application**

Functional Pin Name	CYPD 1132-16SXI Pins	Type	Description
SWD_CLK	1	I	SWD Clock
VBUS_P_CTRL	2	O	Full rail control signal for enabling/disabling provider load FET
VBUS_VMON	3	I	VBUS over-voltage protection monitoring signal
VBUS_VREF	4	I	VBUS reference signal for over-voltage protection detection
XRES	5	—	Active Low Reset
VCCD	6	—	Connect 1 $\mu$ F capacitor between VCCD and GROUND
VSSD	7	—	Ground
VDDD	8	—	Power 3.3 V/5 V
VSSA	9	—	Ground
CC_VREF/VBUS_DISCHARGE	10	I/O	Data reference signal for CC line (0.55 Volt) / Signal used for discharging VBUS line during voltage decrease
CC_CTRL	11	I/O	CC1 control 0: TX enabled z: RX sense
CS	12	I	Low Side Current Sense
VSEL1	13	O	Voltage select signal for selecting the output voltage 5/12/20 V
VSEL2	14	O	Voltage select signal for selecting the output voltage 5/12/20 V
CC	15	I/O	Configuration Channel TX/RX
SWD_IO	16	I/O	SWD I/O

**Figure 5. Pinout for CYPD1103-35FNXIT/CYPD1131-FNXIT**



## Power

The following power system diagram shows the minimum set of power supply pins as implemented for the CCG1. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the VDDA input. There is a separate regulator for the Deep Sleep mode. There is a separate low-noise regulator for the bandgap. The supply voltage range is 3.2 V to 5.5 V with all functions and circuits operating over that range.

VDDA and VDDD must be shorted together; the grounds, VSSA and VSS must also be shorted together. Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1-μF range in parallel with a smaller capacitor (0.1 μF, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

Refer to Application Diagrams for bypassing schemes.

**Table 7. AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID48	F <sub>CPU</sub>	CPU frequency	DC	–	48.00	MHz	3.2 ≤ V <sub>DD</sub> ≤ 5.5
SID49	T <sub>SLEEP</sub>	Wakeup from sleep mode	–	0.00	–	μs	Guaranteed by characterization
SID50	T <sub>DEEPSLEEP</sub>	Wakeup from Deep Sleep mode	–	–	25.00	μs	24-MHz IMO. Guaranteed by characterization
SID52	T <sub>RESETWIDTH</sub>	External reset pulse width	1.00	–	–	μs	Guaranteed by characterization

I/O

**Table 8. I/O DC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID57	V <sub>IH</sub> <sup>[12]</sup>	Input voltage high threshold	0.70 × V <sub>DDD</sub>	–	–	V	CMOS Input
SID58	V <sub>IL</sub>	Input voltage low threshold	–	–	0.30 × V <sub>DDD</sub>	V	CMOS Input
SID243	V <sub>IH</sub> <sup>[12]</sup>	LVTTL input	2.00	–	–	V	–
SID244	V <sub>IL</sub>	LVTTL input	–	–	0.80	V	–
SID59	V <sub>OH</sub>	Output voltage high level	V <sub>DDD</sub> –0.60	–	–	V	I <sub>OH</sub> = 4 mA at 3 V V <sub>DDD</sub>
SID62	V <sub>OL</sub>	Output voltage low level	–	–	0.60	V	I <sub>OL</sub> = 8 mA at 3 V V <sub>DDD</sub>
SID62A	V <sub>OL</sub>	Output voltage low level	–	–	0.40	V	I <sub>OL</sub> = 3 mA at 3 V V <sub>DDD</sub>
SID63	R <sub>PULLUP</sub>	Pull-up resistor	3.50	5.60	8.50	kΩ	–
SID64	R <sub>PULLDOWN</sub>	Pull-down resistor	3.50	5.60	8.50	kΩ	–
SID65	I <sub>IL</sub>	Input leakage current (absolute value)	–	–	2.00	nA	25 °C, V <sub>DDD</sub> = 3.0 V
SID65A	I <sub>IL_CTBM</sub>	Input leakage current (absolute value) for analog pins	–	–	4.00	nA	–
SID66	C <sub>IN</sub>	Input capacitance	–	–	7.00	pF	–
SID67	V <sub>HYSTTL</sub>	Input hysteresis LVTTL	15.00	40.00	–	mV	V <sub>DDD</sub> ≥ 2.7 V. Guaranteed by characterization
SID68	V <sub>HYSCMOS</sub>	Input hysteresis CMOS	200.00	–	–	mV	V <sub>DDD</sub> ≥ 4.5 V. Guaranteed by characterization
SID69	I <sub>DIODE</sub>	Current through protection diode to V <sub>DD</sub> /V <sub>SS</sub>	–	–	100.00	μA	Guaranteed by characterization
SID69A	I <sub>TOT_GPIO</sub>	Maximum Total Source or Sink Chip Current	–	–	200.00	mA	Guaranteed by characterization

**Table 9. I/O AC Specifications**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID70	T <sub>RISEF</sub>	Rise time	2.00	–	12.00	ns	3.3-V V <sub>DDD</sub> , Clload = 25 pF
SID71	T <sub>FALLF</sub>	Fall time	2.00	–	12.00	ns	3.3-V V <sub>DDD</sub> , Clload = 25 pF

**Note**

12. V<sub>IH</sub> must not exceed V<sub>DDD</sub> + 0.2 V.



**XRES**

**Table 10. XRES DC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID77	V <sub>IH</sub>	Input voltage high threshold	$0.70 \times V_{DD}$	–	–	V	CMOS input
SID78	V <sub>IL</sub>	Input voltage low threshold	–	–	$0.30 \times V_{DD}$	V	CMOS input
SID79	R <sub>PULLUP</sub>	Pull-up resistor	3.50	5.60	8.50	kΩ	–
SID80	C <sub>IN</sub>	Input capacitance	–	3.00	–	pF	–
SID81	V <sub>HYSXRES</sub>	Input voltage hysteresis	–	100.00	–	mV	Guaranteed by characterization
SID82	I <sub>DIODE</sub>	Current through protection diode to V <sub>DD</sub> /V <sub>SS</sub>	–	–	100.00	μA	Guaranteed by characterization

**Digital Peripherals**

The following specifications apply to the Timer/Counter/PWM peripherals in the Timer mode.

*Pulse Width Modulation (PWM) for VSEL and CUR\_LIM Pins*

**Table 11. PWM AC Specifications**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/ Conditions
SID140	T <sub>PWMFREQ</sub>	Operating frequency	–	–	48.00	MHz	–
SID141	T <sub>PWMPWINT</sub>	Pulse width (internal)	42.00	–	–	ns	–
SID142	T <sub>PWMEXT</sub>	Pulse width (external)	42.00	–	–	ns	–
SID143	T <sub>PWMKILLINT</sub>	Kill pulse width (internal)	42.00	–	–	ns	–
SID144	T <sub>PWMKILLEXT</sub>	Kill pulse width (external)	42.00	–	–	ns	–
SID145	T <sub>PWMEINT</sub>	Enable pulse width (internal)	42.00	–	–	ns	–
SID146	T <sub>PWMENEXT</sub>	Enable pulse width (external)	42.00	–	–	ns	–
SID147	T <sub>PWMRESWINT</sub>	Reset pulse width (internal)	42.00	–	–	ns	–
SID148	T <sub>PWMRESWEXT</sub>	Reset pulse width (external)	42.00	–	–	ns	–

$I^2C$

**Table 12. Fixed  $I^2C$  DC Specifications**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID149	$I_{I2C1}$	Block current consumption at 100 kHz	–	–	50	$\mu A$	–
SID150	$I_{I2C2}$	Block current consumption at 400 kHz	–	–	135.00	$\mu A$	–
SID151	$I_{I2C3}$	Block current consumption at 1 Mbps	–	–	310.00	$\mu A$	–
SID152	$I_{I2C4}$	$I^2C$ enabled in Deep Sleep mode	–	–	1.40	$\mu A$	–

**Table 13. Fixed  $I^2C$  AC Specifications**

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID153	$F_{I2C1}$	Bit rate	–	–	1.00	Mbps	–

## Memory

**Table 14. Flash DC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID173	$V_{PE}$	Erase and program voltage	3.20	–	5.50	V	–

**Table 15. Flash AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID174	$T_{ROWWRITE}^{[13]}$	Row (block) write time (erase and program)	–	–	20.00	ms	Row (block) = 128 bytes
SID175	$T_{ROWERASE}^{[13]}$	Row erase time	–	–	13.00	ms	–
SID176	$T_{ROWPROGRAM}^{[13]}$	Row program time after erase	–	–	7.00	ms	–
SID178	$T_{BULKERASE}^{[13]}$	Bulk erase time (32 KB)	–	–	35.00	ms	–
SID180	$T_{DEVPROG}^{[13]}$	Total device program time	–	–	7.00	seconds	Guaranteed by characterization
SID181	$F_{END}$	Flash endurance	100 K	–	–	cycles	Guaranteed by characterization
SID182	$F_{RET}^{[14]}$	Flash retention. $T_A \leq 55^\circ C$ , 100 K P/E cycles	20	–	–	years	Guaranteed by characterization
SID182A	–	Flash retention. $T_A \leq 85^\circ C$ , 10 K P/E cycles	10	–	–	years	Guaranteed by characterization
SID182B	–	Flash retention. $85^\circ C < T_A \leq 105^\circ C$ , 10K P/E cycles	3	–	–	years	Guaranteed by characterization

## Notes

13. It can take as much as 20 milliseconds to write to flash. During this time the device should not be Reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.
14. Cypress provides a retention calculator to calculate the retention lifetime based on customers' individual temperature profiles for operation over the  $-40^\circ C$  to  $+105^\circ C$  ambient temperature range. Contact [customer care@cypress.com](mailto:customer care@cypress.com).

## System Resources

*Power-on-Reset (POR) with Brown Out*

**Table 16. Imprecise Power On Reset (PRES)**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID185	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	–	1.45	V	Guaranteed by characterization
SID186	V <sub>FALLIPOR</sub>	Falling trip voltage	0.75	–	1.40	V	Guaranteed by characterization
SID187	V <sub>IPOHYST</sub>	Hysteresis	15.0	–	200.0	mV	Guaranteed by characterization

**Table 17. Precise Power On Reset (POR)**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID190	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.64	–	–	V	Guaranteed by characterization
SID192	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.40	–	–	V	Guaranteed by characterization

*SWD Interface*

**Table 18. SWD Interface Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID213	F <sub>SWDCLK1</sub>	$3.2\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	–	–	14.00	MHz	SWDCLK $\leq 1/3$ CPU clock frequency
SID215	T <sub>SWDI_SETUP</sub>	$T = 1/f_{\text{SWDCLK}}$	$0.25 \times T$	–	–	ns	Guaranteed by characterization
SID216	T <sub>SWDI_HOLD</sub>	$T = 1/f_{\text{SWDCLK}}$	$0.25 \times T$	–	–	ns	Guaranteed by characterization
SID217	T <sub>SWDO_VALID</sub>	$T = 1/f_{\text{SWDCLK}}$	–	–	$0.50 \times T$	ns	Guaranteed by characterization
SID217A	T <sub>SWDO_HOLD</sub>	$T = 1/f_{\text{SWDCLK}}$	1	–	–	ns	Guaranteed by characterization

*Internal Main Oscillator*

**Table 19. IMO DC Specifications**

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID218	I <sub>IMO1</sub>	IMO operating current at 48 MHz	–	–	1000.00	μA	–

**Table 20. IMO AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID223	F <sub>IMOTOL1</sub>	Frequency variation	–	–	±2.00	%	With API-called calibration
SID226	T <sub>STARTIMO</sub>	IMO startup time	–	–	12.00	μs	–
SID229	T <sub>JITRMSIMO3</sub>	RMS Jitter at 48 MHz	–	139.00	–	ps	–

*Internal Low-Speed Oscillator*

**Table 21. ILO DC Specifications**

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID231	I <sub>ILO1</sub>	ILO operating current at 32 kHz	–	0.30	1.05	μA	Guaranteed by characterization
SID233	I <sub>ILOLEAK</sub>	ILO leakage current	–	2.00	15.00	nA	Guaranteed by design

**Table 22. ILO AC Specifications**

Spec ID	Parameter	Description	Min	Typ	Max	Units	Details/Conditions
SID234	T <sub>STARTILO1</sub>	ILO startup time	–	–	2.00	ms	Guaranteed by characterization
SID236	T <sub>ILODUTY</sub>	ILO duty cycle	40.00	50.00	60.00	%	Guaranteed by characterization
SID237	F <sub>ILOTRIM1</sub>	32-kHz trimmed frequency	15.00	32.00	50.00	kHz	±60% with trim

The schematic diagram illustrates the internal architecture of the CYPD1122-40LQXI 40QFN USB-C controller. The chip is connected to a system power source (5V) and a USB-C receptacle. The diagram shows the internal components of the chip, including various pins, internal resistors, capacitors, and transistors. The chip is configured for USB-C operation, with pins for VBUS, GND, and various control signals. The diagram also shows the connection to an Embedded Controller, USB Chipset, and DisplayPort Chipset.

**Key Components and Connections:**

- Power and Ground:** The chip is powered by a 5V source (VDD = 5V) and connected to ground (GND). The USB-C receptacle provides VBUS and GND.
- Control Signals:** The chip has several control pins, including CS\_P, CS\_M, CS\_1, CS\_2, CS\_3, CS\_4, CS\_5, CS\_6, CS\_7, CS\_8, CS\_9, CS\_10, CS\_11, CS\_12, CS\_13, CS\_14, CS\_15, CS\_16, CS\_17, CS\_18, CS\_19, CS\_20, CS\_21, CS\_22, CS\_23, CS\_24, CS\_25, CS\_26, CS\_27, CS\_28, CS\_29, CS\_30, CS\_31, CS\_32, CS\_33, CS\_34, CS\_35, CS\_36, CS\_37, CS\_38, CS\_39, CS\_40.
- Internal Components:** The chip contains various internal components, including resistors (e.g., 100kΩ, 10kΩ, 1kΩ, 100Ω, 10Ω, 1Ω, 100kΩ, 10kΩ, 1kΩ, 100Ω, 10Ω, 1Ω), capacitors (e.g., 100nF, 10nF, 1nF, 100pF, 10pF, 1pF, 100pF, 10pF, 1pF), and transistors (e.g., NFET, PFET).
- External Connections:** The chip is connected to an Embedded Controller (EC) via I2C (SCL, SDA, INT) and to a USB Chipset via HS and SS lines. It is also connected to a DisplayPort Chipset via HPD, DP0/1/2/3, and AUX+/- lines.



VBUS	VSEL1	VSEL2
5V	0	0
12V	0	1
19.6V	1	0
0V	1	1

## Ordering Information


The CCG1 part numbers and features are listed in the following table.

**Table 23. CCG1 Ordering Information**

Part Number <sup>[15]</sup>	Application	Type-C Ports <sup>[16]</sup>	Overcurrent Protection	Overvoltage Protection	Termination Resistor <sup>[17]</sup>	Role <sup>[18]</sup>	Package	Si ID
CYPD1103-35FNXIT	Cable, EMCA	1	No	No	$R_a^{[19]}$	Cable	35-WLCSP <sup>[20]</sup>	0490
CYPD1131-35FNXIT	Notebook, Tablet, Smartphone	1	Yes	Yes	$R_p^{[23]}, R_d^{[21]}$	DRP <sup>[24]</sup>	35-WLCSP <sup>[22]</sup>	0491
CYPD1121-40LQXI	Monitor	1	Yes	Yes	$R_p^{[23]}, R_d^{[21]}$	DRP <sup>[24]</sup>	40-QFN	0489
CYPD1122-40LQXI	Notebook	1	Yes	Yes	$R_p^{[23]}, R_d^{[21]}$	DRP <sup>[24]</sup>	40-QFN	048A
CYPD1134-40LQXI	Notebook, Desktop	1	Yes	Yes	$R_p^{[23]}$	DFP	40-QFN	048B
CYPD1132-16SXI	Power Adapter	1	Yes	Yes	$R_p^{[23]}$	DFP	16-SOIC	0498
CYPD1132-16SXQ	Power Adapter	1	Yes	Yes	$R_p^{[23]}$	DFP	16-SOIC	0498

## Ordering Code Definitions

**CY PD X X XX- XX XX X X X**



### Notes

15. All part numbers support: Input voltage range from 3.2 V to 5.5 V. Industrial parts support -40 °C to +85 °C, Extended Industrial parts support -40 °C to 105 °C.
16. Number of USB Type-C Ports supported.
17. Default  $V_{CONN}$  termination.
18. PD Role.
19. Type-C Cable Termination.
20. 35-WLCSP #1 pinout.
21. USB Device Termination.
22. 35-WLCSP #2 pinout.
23. USB Host Termination.
24. Dual Role Port.



## Packaging

**Table 24. Package Characteristics**

Parameter	Description	Conditions	Min	Typ	Max	Units
T <sub>A</sub> (40-QFN, 35-CSP)	Operating ambient temperature	–	–40	25.00	85.00	°C
T <sub>J</sub> (40-QFN, 35-CSP)	Operating junction temperature	–	–40	–	100.00	°C
T <sub>A</sub> (16-SOIC)	Operating ambient temperature	–	–40	25.00	105.00	°C
T <sub>J</sub> (16-SOIC)	Operating junction temperature	–	–40	–	120.00	°C
T <sub>JA</sub>	Package θ <sub>JA</sub> (40-pin QFN)	–	–	15.34	–	°C/Watt
T <sub>JA</sub>	Package θ <sub>JA</sub> (35-CSP)	–	–	28.00	–	°C/Watt
T <sub>JA</sub>	Package θ <sub>JA</sub> (16-SOIC)	–	–	85.00	–	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub> (40-pin QFN)	–	–	02.50	–	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub> (35-CSP)	–	–	00.40	–	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub> (16-SOIC)	–	–	49.00	–	°C/Watt


**Table 25. Solder Reflow Peak Temperature**

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
16-pin SOIC	260 °C	30 seconds
40-pin QFN	260 °C	30 seconds
35-ball WLCSP	260 °C	30 seconds

**Table 26. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2**

Package	MSL
16-pin SOIC	MSL 3
40-pin QFN	MSL 3
35-ball WLCSP	MSL 1


**Figure 14. 16-pin SOIC (150 Mils) S16.15/SZ16.15 Package Outline, 51-85068**



**NOTE:**

1. DIMENSIONS IN INCHES[MM] MAX.
2. REFERENCE JEDEC MS-012
3. PACKAGE WEIGHT : refer to PMDD spec. 001-04308

PART #	
S16.15	STANDARD PKG.
SZ16.15	LEAD FREE PKG.



## Revision History

Description Title: CCG1 Datasheet USB Type-C Port Controller with Power Delivery Document Number: 001-93639				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4520316	MSMI	09/30/2014	New datasheet
*A	4531795	SJH	10/13/2014	Updated <a href="#">Functional Definition</a> . Updated Figure 8, <a href="#">Figure</a> , <a href="#">Figure 7</a> , <a href="#">Figure</a> , Figure 14, <a href="#">Figure 9</a> . Added <a href="#">Figure 11</a> . Updated <a href="#">Pinouts</a> . Updated <a href="#">Power</a> . Updated <a href="#">Figure</a> , Figure 8. Updated <a href="#">Ordering Information</a> Added Note 24 and referred the same note in 40-pin QFN corresponding to CYPD1122-40LQXI. Added Note 27 and referred the same note in 40-pin QFN corresponding to CYPD1134-40LQXI.
*B	4569912	SJH	11/21/2014	Updated <a href="#">Features</a> . Added 16-pin SOIC related information. Updated <a href="#">Functional Definition</a> . Updated <a href="#">Pin Definitions</a> . Added Table 2. Updated <a href="#">Pinouts</a> . Updated <a href="#">Figure 2</a> , <a href="#">Figure 5</a> . Added <a href="#">Figure 4</a> . Updated <a href="#">Power</a> . Updated <a href="#">Figure</a> , Figure 8. Added Figure 6. Updated <a href="#">Electrical Specifications</a> . Updated <a href="#">Device-Level Specifications</a> . Updated <a href="#">Memory</a> . Added Note 14 and referred the same note in $F_{RET}$ parameter. Added details corresponding to spec ID SID182B under $F_{RET}$ parameter. Updated Figure 14, <a href="#">Figure 9</a> , <a href="#">Figure 11</a> . Added <a href="#">Figure 8</a> and <a href="#">Figure 10</a> . Updated <a href="#">Ordering Information</a> . Updated part numbers. Added a column "Si ID". Updated <a href="#">Packaging</a> . Updated <a href="#">Table 24</a> . Updated details in maximum value column corresponding to $T_A$ and $T_J$ parameters. Added 16-pin SOIC related information. Updated <a href="#">Table 25</a> .
*C	4596141	SJH	12/14/2014	Updated Figure 6, Figure 14, Figure 16. Updated <a href="#">Table 8</a> , <a href="#">Table 23</a> .
*D	4646123	SJH	02/04/2015	Updated pin definitions for 40-pin QFN and 35-ball WLCSP. Updated <a href="#">Pinout for CYPD1122-40LQXI/CYPD1121-40LQXI</a> and <a href="#">Ordering Information</a> . Updated conditions for <a href="#">Device-Level Specifications</a> . Updated diagrams in <a href="#">Applications in Detail</a> section.
*E	4686050	VGT	03/13/2015	Removed information about 28-pin SSOP. Updated <a href="#">Table 3</a> , <a href="#">Table 23</a> , <a href="#">Table 24</a> , <a href="#">Table 25</a> , <a href="#">Table 26</a> , <a href="#">Table 27</a> . Updated <a href="#">Figure 2</a> , <a href="#">Figure</a> .
*F	4747272	VGT	05/13/2015	Updated <a href="#">General Description</a> . Added Note 1 and referenced it in <a href="#">Features</a> . Updated <a href="#">Figure 6</a> , <a href="#">Figure 8</a> through <a href="#">Figure 11</a> . Removed Figure 9. Single Chip/Cable, Component Count = 13. Removed Figure 11. Two Chip/Cable, Component Count = 11/paddle.

**Revision History** *(continued)*

Description Title: CCG1 Datasheet USB Type-C Port Controller with Power Delivery Document Number: 001-93639				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*G	4800534	VGT	07/02/2015	Updated <a href="#">Low-Power Operation</a> . Updated the number of GPIOs to “up to 30” in <a href="#">GPIO</a> . Updated “1.8 to 5.5 V” to “3.2 V to 5.5 V” in <a href="#">Low-Power Operation</a> , <a href="#">Power System</a> , <a href="#">Power</a> , <a href="#">Device-Level Specifications</a> and <a href="#">Note 15</a> . Updated <a href="#">Table 2</a> , <a href="#">Table 4</a> , <a href="#">Table 5</a> , <a href="#">Table 6</a> , <a href="#">Table 7</a> , <a href="#">Table 8</a> , <a href="#">Table 14</a> and <a href="#">Table 18</a> . Added table footnotes <a href="#">8</a> , <a href="#">9</a> and <a href="#">10</a> . Deleted footnotes 25 through 28. Updated <a href="#">Figure 2</a> and <a href="#">Figure 8</a> through <a href="#">Figure 11</a> . Added <a href="#">Figure 3</a> . Updated the following in <a href="#">Power</a> : Removed Figures 5 through 8. Updated the section.
*H	4939764	VGT	09/29/2015	Removed specs SID241 and 242. Updated 40-pin QFN package to current revision.
*I	5179365	KISB	03/17/2016	Updated max value of $I_{I2C1}$ from 10.50 $\mu$ A to 50 $\mu$ A. Updated copyright information and sales links at the end of the document.
*J	5459633	VGT	10/03/2016	Added compliance information regarding the USB Specification. Updated copyright notice to include WICED. Added IoT link in <a href="#">Sales</a> , <a href="#">Solutions</a> , and <a href="#">Legal Information</a> .

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Lighting & Power Control	<a href="http://cypress.com/powerpsoc">cypress.com/powerpsoc</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless/RF	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[cypress.com/psoc](http://cypress.com/psoc)

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

Notice regarding compliance with Universal Serial Bus specification: Cypress offers firmware and hardware solutions that are certified to comply with the Universal Serial Bus specification, USB Type-C™ Cable and Connector Specification, and other specifications of USB Implementers Forum, Inc (USB-IF). You may use Cypress or third-party software tools, including sample code, to modify the firmware for Cypress USB products. Modification of such firmware could cause the firmware/hardware combination to no longer comply with the relevant USB-IF specification. You are solely responsible for ensuring the compliance of any modifications you make, and you must follow the compliance requirements of USB-IF before using any USB-IF trademarks or logos in connection with any modifications you make. In addition, if Cypress modifies firmware based on your specifications, then you are responsible for ensuring compliance with any desired standard or specifications as if you had made the modification. CYPRESS IS NOT RESPONSIBLE IN THE EVENT THAT YOU MODIFY OR HAVE MODIFIED A CERTIFIED CYPRESS PRODUCT AND SUCH MODIFIED PRODUCT NO LONGER COMPLIES WITH THE RELEVANT USB-IF SPECIFICATIONS.

© Cypress Semiconductor Corporation 2014-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.