

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, MMC/SD, QSPI, SCI, SPI, SSI, UART/USART, USB
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	28
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 11x14b; D/A 3x8b, 3x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	40-WFQFN Exposed Pad
Supplier Device Package	40-HWQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r7fs3a6783a01cnf-ac0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# RENESAS

### S3A6 Microcontroller Group

### Datasheet

High efficiency 48-MHz Arm<sup>®</sup> Cortex<sup>®</sup>-M4 core, 256-KB code flash memory, 32-KB SRAM, Segment LCD Controller, Capacitive Touch Sensing Unit, USB 2.0 Full-Speed Module, 14-bit A/D Converter, 12-bit D/A Converter, security and safety features

# Features

### Arm Cortex-M4 Core with Floating Point Unit (FPU)

- Armv7E-M architecture with DSP instruction set
- Maximum operating frequency: 48 MHz
- Support for 4-GB address space
- Arm Memory Protection Unit (Arm MPU) with 8 regions
- Debug and Trace: ITM, DWT, FPB, TPIU, ETB
- CoreSight<sup>™</sup> Debug Port: JTAG-DP and SW-DP

### Memory

- 256-KB code flash memory
- 8-KB data flash memory (100,000 program/erase (P/E) cycles)
- 32-KB SRAM
- Flash Cache (FCACHE)
- Memory Protection Unit (MPU)
- 128-bit unique ID

### Connectivity

- USB 2.0 Full-Speed Module (USBFS)
   On-chip transceiver with voltage regulator
   Compliant with USP Battery Charging Specification
- Compliant with USB Battery Charging Specification 1.2
   Serial Communications Interface (SCI) × 4
  - UART
  - Simple IIC
- Simple SPI
- Serial Peripheral Interface (SPI) × 2
- I<sup>2</sup>C bus interface (IIC)  $\times$  2
- Controller Area Network (CAN) module
- Serial Sound Interface Enhanced (SSIE)

### Analog

- 14-bit A/D Converter (ADC14)
- 12-bit D/A Converter (DAC12)
- 8-bit D/A Converter (DAC8) ×2 (for ACMPLP)
- Low-Power Analog Comparator (ACMPLP) × 2
- Operational Amplifier (OPAMP) × 4
- Temperature Sensor (TSN)

### Timers

- General PWM Timer 32-Bit (GPT32) × 2
- General PWM Timer 16-Bit (GPT16) × 6
- Asynchronous General-Purpose Timer (AGT) × 2
- Watchdog Timer (WDT)

### Safety

- Error Correction Code (ECC) in SRAM
- SRAM parity error check
- · Flash area protection
- ADC self-diagnosis function
- Clock Frequency Accuracy Measurement Circuit (CAC)
- Cyclic Redundancy Check (CRC) calculator
- Data Operation Circuit (DOC)
- Port Output Enable for GPT (POEG)
- Independent Watchdog Timer (IWDT)
- GPIO readback level detection
- Register write protection
- Main oscillator stop detection
- Illegal memory access

### System and Power Management

- Low power modes
- Realtime Clock (RTC) with calendar and Battery Backup support
- Event Link Controller (ELC)
- DMA Controller (DMAC) × 4
- Data Transfer Controller (DTC)
- Key Interrupt Function (KINT)
- Power-on reset
- Low Voltage Detection (LVD) with voltage settings
- Security and Encryption

### • AES128/256

- GHASH
- True Random Number Generator (TRNG)
- Human Machine Interface (HMI)
  - Segment LCD Controller (SLCDC) - Up to 38 segments × 4 commons Up to 24 segments × 9
  - Up to 34 segments × 8 commons
    Capacitive Touch Sensing Unit (CTSU)

### Multiple Clock Sources

- Main clock oscillator (MOSC) (1 to 20 MHz when VCC = 2.4 to 5.5 V) (1 to 8 MHz when VCC = 1.8 to 2.4 V) (1 to 4 MHz when VCC = 1.6 to 1.8 V)
- Sub-clock oscillator (SOSC) (32.768 kHz)
- High-speed on-chip oscillator (HOCO) (24, 32, 48, 64 MHz when VCC = 2.4 to 5.5 V) (24, 32, 48 MHz when VCC = 1.8 to 5.5 V) (24, 32 MHz when VCC = 1.6 to 5.5 V)
- Middle-speed on-chip oscillator (MOCO) (8 MHz)
- Low-speed on-chip oscillator (LOCO) (32.768 kHz)
- IWDT-dedicated on-chip oscillator (15 kHz)
- Clock trim function for HOCO/MOCO/LOCO
- Clock out support

### General Purpose I/O Ports

- Up to 84 input/output pins
- Up to 3 CMOS input
- Up to 81 CMOS input/output
- Up to 9 input/output 5-V tolerant - Up to 2 high current (20 mA)
- Operating Voltage
- VCC: 1.6 to 5.5 V
- Operating Temperature and Packages
- Ta =  $-40^{\circ}$ C to  $+85^{\circ}$ C
- 100-pin LGA (7 mm × 7 mm, 0.65 mm pitch) • Ta = -40°C to +105°C
- 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch)
- 64-pin LQFP (10 mm × 10 mm, 0.5 mm pitch)
- 64-pin QFN (8 mm  $\times$  8 mm, 0.4 mm pitch)
- 48-pin LQFP (7 mm × 7 mm, 0.5 mm pitch) - 48-pin QFN (7 mm × 7 mm, 0.5 mm pitch)
- 40-pin QFN (6 mm  $\times$  6 mm, 0.5 mm pitch)



# Table 1.3 System (1 of 2)

Feature	Functional description
Operating modes	Two operating modes: • Single-chip mode • SCI/USB boot mode. See section 3, Operating Modes in User's Manual.
Resets	14 resets: • RES pin reset • Power-on reset • VBATT-selected voltage power-on reset • Independent watchdog timer reset • Watchdog timer reset • Voltage monitor 0 reset • Voltage monitor 1 reset • Voltage monitor 2 reset • SRAM parity error reset • SRAM ECC error reset • Bus master MPU error reset • Bus slave MPU error reset • CPU stack pointer error reset • Software reset. See section 5, Resets in User's Manual.
Low Voltage Detection (LVD)	Low Voltage Detection (LVD) function monitors the voltage level input to the VCC pin, and the detection level can be selected using a software program. See section 7, Low Voltage Detection (LVD) in User's Manual.
Clocks	<ul> <li>Main clock oscillator (MOSC)</li> <li>Sub-clock oscillator (SOSC)</li> <li>High-speed on-chip oscillator (HOCO)</li> <li>Middle-speed on-chip oscillator (MOCO)</li> <li>Low-speed on-chip oscillator (LOCO)</li> <li>PLL frequency synthesizer</li> <li>IWDT-dedicated on-chip oscillator</li> <li>Clock out support.</li> <li>See section 8, Clock Generation Circuit in User's Manual.</li> </ul>
Clock Frequency Accuracy Measurement Circuit (CAC)	The Clock Frequency Accuracy Measurement Circuit (CAC) counts pulses of the clock to be measured (measurement target clock) within the time generated by the clock to be used as a measurement reference (measurement reference clock), and determines the accuracy depending on whether the number of pulses is within the allowable range. When measurement is complete or the number of pulses within the time generated by the measurement reference clock is not within the allowable range, an interrupt request is generated. See section 9, Clock Frequency Accuracy Measurement Circuit (CAC) in User's Manual.
Interrupt Controller Unit (ICU)	The Interrupt Controller Unit (ICU) controls which event signals are linked to the NVIC/DTC module and DMAC module. The ICU also controls NMI interrupts. See section 13, Interrupt Controller Unit (ICU) in User's Manual.
Key Interrupt Function (KINT)	A key interrupt can be generated by setting the Key Return Mode Register (KRM) and inputting a rising or falling edge to the key interrupt input pins. See section 20, Key Interrupt Function (KINT) in User's Manual.
Low power modes	Power consumption can be reduced in multiple ways, such as by setting clock dividers, stopping modules, selecting power control mode in normal operation, and transitioning to low power modes. See section 10, Low Power Modes in User's Manual.
Battery backup function	A battery backup function is provided for partial powering by a battery. The battery powered area includes RTC, SOSC, LOCO, wakeup control, backup memory, VBATT_R low voltage detection, and switches between VCC and VBATT. During normal operation, the battery powered area is powered by the main power supply, which is the VCC pin. When a VCC voltage drop is detected, the power source is switched to the dedicated battery backup power pin, the VBATT pin. When the voltage rises again, the power source is switched from the VBATT pin to the VCC pin. See section 11, Battery Backup Function in User's Manual.
Register write protection	The register write protection function protects important registers from being overwritten because of software errors. See section 12, Register Write Protection in User's Manual.



Feature	Functional description
General PWM Timer (GPT)	The General PWM Timer (GPT) is a 32-bit timer with 2 channels and a 16-bit timer with 6 channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or the up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer. See section 22, General PWM Timer (GPT) in User's Manual.
Port Output Enable for GPT (POEG)	Use the Port Output Enable for GPT (POEG) function to place the General PWM Timer (GPT) output pins in the output disable state. See section 21, Port Output Enable for GPT (POEG) in User's Manual.
Asynchronous General Purpose Timer (AGT)	The Asynchronous General Purpose Timer (AGT) is a 16-bit timer that can be used for pulse output, external pulse width or period measurement, and counting of external events. This 16-bit timer consists of a reload register and a down-counter. The reload register and the down-counter are allocated to the same address, and they can be accessed with the AGT register. See section 23, Asynchronous General Purpose Timer (AGT) in User's Manual.
Realtime Clock (RTC)	The Realtime Clock (RTC) has two counting modes, calendar count mode and binary count mode, that are controlled by the register settings. For calendar count mode, the RTC has a 100-year calendar from 2000 to 2099 and automatically adjusts dates for leap years. For binary count mode, the RTC counts seconds and retains the information as a serial value. Binary count mode can be used for calendars other than the Gregorian (Western) calendar. See section 24, Realtime Clock (RTC) in User's Manual.

# Table 1.7 Communication interfaces (1 of 2)

Feature	Functional description
Serial Communications Interface (SCI)	<ul> <li>The Serial Communications Interface (SCI) is configurable to five asynchronous and synchronous serial interfaces:</li> <li>Asynchronous interfaces (UART and asynchronous communications interface adapter (ACIA))</li> <li>8-bit clock synchronous interface</li> <li>Simple IIC (master-only)</li> <li>Simple SPI</li> <li>Smart card interface.</li> <li>The smart card interface complies with the ISO/IEC 7816-3 standard for electronic signals and transmission protocol.</li> <li>SCI0 and SCI1 have FIFO buffers to enable continuous and full-duplex communication, and the data transfer speed can be configured independently using an on-chip baud rate generator. See section 28, Serial Communications Interface (SCI) in User's Manual.</li> </ul>
I <sup>2</sup> C Bus Interface (IIC)	The 3-channel I <sup>2</sup> C Bus Interface (IIC) module conforms with and provides a subset of the NXP I <sup>2</sup> C bus (Inter-Integrated Circuit bus) interface functions. See section 29, I2C Bus Interface (IIC) in User's Manual.
Serial Peripheral Interface (SPI)	Two independent Serial Peripheral Interface (SPI) channels are capable of high-speed, full- duplex synchronous serial communications with multiple processors and peripheral devices. See section 31, Serial Peripheral Interface (SPI) in User's Manual.
Serial Sound Interface Enhanced (SSIE)	The Serial Sound Interface Enhanced (SSIE) peripheral provides functionality to interface with digital audio devices for transmitting PCM audio data over a serial bus with the MCU. The SSIE supports an audio clock frequency of up to 50 MHz, and can be operated as a slave or master receiver, transmitter, or transceiver to suit various applications. The SSIE includes 8-stage FIFO buffers in the receiver and transmitter, and supports interrupts and DMA-driven data reception and transmission. See section 33, Serial Sound Interface Enhanced (SSIE) in User's Manual.
Controller Area Network (CAN) module	The Controller Area Network (CAN) module provides functionality to receive and transmit data using a message-based protocol between multiple slaves and masters in electromagnetically noisy applications. The CAN module complies with the ISO 11898-1 (CAN 2.0A/CAN 2.0B) standard and supports up to 32 mailboxes, which can be configured for transmission or reception in normal mailbox and FIFO modes. Both standard (11-bit) and extended (29-bit) messaging formats are supported. See section 30, Controller Area Network (CAN) Module in User's Manual.



Function	Signal	I/O	Description
AGT	AGTEE0, AGTEE1	Input	External event input enable signals
	AGTIO0, AGTIO1	I/O	External event input and pulse output pins
	AGTO0, AGTO1	Output	Pulse output pins
	AGTOA0, AGTOA1	Output	Output compare match A output pins
	AGTOB0, AGTOB1	Output	Output compare match B output pins
RTC	RTCOUT	Output	Output pin for 1-Hz/64-Hz clock
	RTCIC0 to RTCIC2	Input	Time capture event input pins
SCI	SCK0 to SCK2, SCK9	I/O	Clock (clock synchronous mode) input/output pins
	RXD0 to RXD2, RXD9	Input	Received data (asynchronous mode/clock synchronous mode) input pins
	TXD0 to TXD2, TXD9	Output	Transmitted data (asynchronous mode/clock synchronous mode) output pins
	CTS0_RTS0 to CTS2_RTS2, CTS9_RTS9	1/0	Input/output pins for controlling the start of transmission and reception (asynchronous mode/clock synchronous mode), active-low
	SCL0 to SCL2, SCL9	I/O	I <sup>2</sup> C clock (simple IIC) input/output pins
	SDA0 to SDA2, SDA9	I/O	I <sup>2</sup> C data (simple IIC) input/output pins
	SCK0 to SCK2, SCK9	I/O	Clock (simple SPI) input/output pins
	MISO0 to MISO2, MISO9	I/O	Slave transmission of data (simple SPI) input/output pins
	MOSI0 to MOSI2, MOSI9	I/O	Master transmission of data (simple SPI) input/output pins
	SS0 to SS2, SS9	Input	Slave-select input pins (simple SPI), active-low
IIC	SCL0, SCL1	I/O	Clock input/output pins
	SDA0, SDA1	I/O	Data input/output pins
SSIE	SSIBCK0	I/O	SSIE serial bit clock pin
	SSILRCK0/SSIFS0	I/O	Word select pins
	SSITXD0	Output	Serial data output pin
	SSIRXD0	Input	Serial data input pin
	AUDIO_CLK	Input	External clock pin for audio (input oversampling clock)
SPI	RSPCKA, RSPCKB	I/O	Clock input/output pin
	MOSIA, MOSIB	I/O	Input/output pins for data output from the master
	MISOA, MISOB	I/O	Input/output pins for data output from the slave
	SSLA0, SSLB0	I/O	Input/output pins for slave selection
	SSLA1, SSLA2, SSLA3, SSLB1, SSLB2, SSLB3	Output	Output pins for slave selection
CAN	CRX0	Input	Receive data
	CTX0	Output	Transmit data

# Table 1.14Pin functions (2 of 4)

Pin	num	ber					×.			Timers				Commu	nicatio	n interf	aces		Analogs	6		нмі	
	EGA100	2 LQFP64	0 QFN64	DI LQFP48	0 QFN48	QFN40	Debug, CAC, VBAT1	Interrupt	I/O ports	AGT	GPT_OPS, POEG	GPT	RTC	USBFS, CAN	sci	lic	SPI	SSIE	ADC14	DAC12, OPAMP	ACMPLP	SLCDC	CTSU
23	70	20	20	10	10	14	VCC_03B																
30	C8	21	21	17	17	15	VCC_USB_ LDO																
31	C7	22	22	18	18			IRQ0	P206		GTIU			USB_VB USEN	RXD0/ MISO0/	SDA1	SSLB1					SEG12	TS01
32	A7	23	23				CLKOUT	IRQ1	P205	AGTO1	GTIV	GTIOC4A		USB_OV	SCL0 TXD0/	SCL1	SSLB0					SEG13	TSCAP
														RCURA	MOSIO/ SDA0 CTS9_ RTS9/ SS9								
33	B7	24	24				CACREF		P204	AGTIO1	GTIW	GTIOC4B		USB_OV RCURB	SCK0 SCK9	SCL0	RSPCKB					SEG14	TS00
34	D6								P203			GTIOC5A			CTS2_		MOSIB					SEG15	TSCAP
															RTS2/ SS2 TXD9/ MOSI9/ SDA9								
35	C6								P202			GTIOC5B			SCK2		MISOB					SEG16	
															MISO9/ SCL9								
36	A6						VSS																
37	B6						VCC																
38	D5	25	25	19	19	16	RES																
39	B5	26	26	20	20	17	MD		P201														
40	AE	27	27	21	21	10		NIMI	D200														
40	AD	21	21	21	21	10			F200														
41	C5								P307													SEG17	
42	D4								P306													SEG18	
43	A4							IRQ8	P305													SEG19	
44	B4	28	28					IRQ9	P304			GTIOC7A										SEG20	TS11
45	C4								P808													SEG21	
46	A3								P809													SEG22	
47	B3	29	29						P303			GTIOC7B										SEG03/	TS02
40	D0	20	20	00	22			IDOS	D202		CTOUUD	CTIOCIA										COM7	TCOR
40	ΒZ	30	30	22	22			IKQƏ	P302		GIOUUP	GTIOC4A			MOSI2/ SDA2		SSLB3					COM6	1506
49	C2	31	31	23	23	19		IRQ6	P301	AGTIO0	GTOULO	GTIOC4B			RXD2/ MISO2/ SCL2 CTS9_ RTS9/ SS9		SSLB2					SEG01/ COM5	TS09
50	A2	32	32	24	24	20	TCK/ SWCLK		P300		GTOUUP	GTIOC0A					SSLB1						
51	A1	33	33	25	25	21	TMS/ SWDIO		P108		GTOULO	GTIOC0B			CTS9_ RTS9/		SSLB0						
52	B1	34	34	26	26	22	TDO/SWO/		P109		GTOVUP	GTIOC1A		CTX0	SS9 SCK1		MOSIB					SEG23	TS10
							CLKOUT								TXD9/ MOSI9/ SDA9								
53	C3	35	35	27	27	23	TDI	IRQ3	P110		GTOVLO	GTIOC1B		CRX0	CTS2_ RTS2/ SS2 RXD9/ MISO9/ SCL9		MISOB				VCOUT	SEG24	



### 2.2 **DC** Characteristics

### 2.2.1 Tj/T<sub>a</sub> Definition

### Table 2.3 **DC Characteristics**

Conditions: Products with operating temperature (T<sub>a</sub>) -40 to +105°C

Parameter	Symbol	Тур	Max	Unit	Test conditions
Permissible junction temperature	Tj	-	125	°C	High-speed mode
			105* <sup>1</sup>		Middle-speed mode Low-voltage mode Low-speed mode Subosc-speed mode

Note: Make sure that Tj = T<sub>a</sub> +  $\theta$ ja × total power consumption (W),

where total power consumption = (VCC -  $V_{OH}$ ) ×  $\Sigma I_{OH}$  +  $V_{OL}$  ×  $\Sigma I_{OL}$  +  $I_{CC}$ max × VCC.

The upper limit of operating temperature is +85°C or +105°C, depending on the product. For details, see section 1.3, Part Note 1. Numbering. If the part number shows the operation temperature at 85°C, then the maximum value of T<sub>i</sub> is +105°C, otherwise, it is +125°C.

### 2.2.2 I/O V<sub>IH</sub>, V<sub>IL</sub>

### Table 2.4 $I/O V_{IH}, V_{IL}$ (1)

Conditions: VCC = AVCC0 = VCC\_USB = VCC\_USB\_LDO = 2.7 to 5.5V, VBATT = 1.6 to 3.6 V, VSS = AVSS0 = 0 V

Parameter		Symbol	Min	Тур	Мах	Unit	Test conditions	
Schmitt trigger	IIC*1 (except for SMBus)	V <sub>IH</sub>	VCC × 0.7	-	5.8	V	-	
input voltage		V <sub>IL</sub>	-	-	VCC × 0.3			
		$\Delta V_T$	VCC × 0.05	-	-			
	RES, NMI	V <sub>IH</sub>	VCC × 0.8	-	-			
	Other peripheral input pins	V <sub>IL</sub>	-	-	VCC × 0.2			
		$\Delta V_T$	VCC × 0.1	-	-			
Input voltage	IIC (SMBus)*2	V <sub>IH</sub>	2.2	-	-		VCC = 3.6 to 5.5 V	
(except for		V <sub>IH</sub>	2.0	-	-		VCC = 2.7 to 3.6 V	
input pin)		V <sub>IL</sub>	-	-	0.8		-	
	5 V-tolerant ports*3	V <sub>IH</sub>	VCC × 0.8	-	5.8			
		V <sub>IL</sub>	-	-	VCC × 0.2			
	P914, P915	V <sub>IH</sub>	VCC_USB × 0.8	-	VCC_USB + 0.3			
		V <sub>IL</sub>	-	-	VCC_USB × 0.2			
	P000 to P008, P010 to P015	V <sub>IH</sub>	AVCC0 × 0.8	-	-			
		V <sub>IL</sub>	-	-	AVCC0 × 0.2			
	EXTAL	V <sub>IH</sub>	VCC × 0.8	-	-			
	Input ports pins except for P000 to P008, P010 to P015, P914, P915	V <sub>IL</sub>	-	-	VCC × 0.2			
When V <sub>BATT</sub>	P402, P403, P404	V <sub>IH</sub>	V <sub>BATT</sub> × 0.8	-	V <sub>BATT</sub> + 0.3			
power supply is		V <sub>IL</sub>	-	-	V <sub>BATT</sub> × 0.2			
Selected		$\Delta V_T$	V <sub>BATT</sub> × 0.05	-	-			

 Note 1.
 P205, P206, P400, P401, P407, P408 (total 6 pins).

 Note 2.
 P100, P101, P204, P205, P206, P400, P401, P407, P408 (total 9 pins).

Note 3. P205, P206, P400 to P404, P407, P408 (total 9 pins).



 Table 2.5
 I/O V<sub>IH</sub>, V<sub>IL</sub> (2)

 Conditions: VCC = AVCC0 = VCC\_USB = VCC\_USB\_LDO = 1.6 to 2.7 V, VBATT = 1.6 to 3.6 V, VSS = AVSS0 = 0 V

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Schmitt trigger	RES, NMI	V <sub>IH</sub>	VCC × 0.8	-	- V		-
input voltage	Peripheral input pins	V <sub>IL</sub>	-	-	VCC × 0.2		
		ΔV <sub>T</sub>	VCC × 0.01	-	-		
Input voltage	5 V-tolerant ports*1	V <sub>IH</sub>	VCC × 0.8	-	5.8		
(except for Schmitt trigger		V <sub>IL</sub>	-	-	VCC × 0.2		
input pin)	P914, P915	V <sub>IH</sub>	VCC_USB × 0.8	-	VCC_USB + 0.3		
		V <sub>IL</sub>	-	-	VCC_USB × 0.2		
	P000 to P008, P010 to P015	V <sub>IH</sub>	AVCC0 × 0.8	-	-		
		V <sub>IL</sub>	-	-	AVCC0 × 0.2		
	EXTAL	V <sub>IH</sub>	VCC × 0.8	-	-		
	Input ports pins except for P000 to P008, P010 to P015, P914, P915	V <sub>IL</sub>	-	-	VCC × 0.2		
When V <sub>BATT</sub>	P402, P403, P404	V <sub>IH</sub>	V <sub>BATT</sub> × 0.8	-	V <sub>BATT</sub> + 0.3		
power supply is		V <sub>IL</sub>	-	-	V <sub>BATT</sub> × 0.2		
00100104		$\Delta V_T$	V <sub>BATT</sub> × 0.01	-	-		

Note 1. P205, P206, P400 to P404, P407, P408 (total 9 pins)



 Table 2.9
 I/O V<sub>OH</sub>, V<sub>OL</sub> (3)

 Conditions: VCC = AVCC0 = VCC\_USB = VCC\_USB\_LCO = 1.6 to 2.7 V

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions	
Output voltage	Itage Ports P000 to P015 Low drive		V <sub>OH</sub>	AVCC0 - 0.3	-	-	V	I <sub>OH</sub> = -0.5 mA
			V <sub>OL</sub>	-	-	0.3		I <sub>OL</sub> = 0.5 mA
		Middle drive	V <sub>OH</sub>	AVCC0 - 0.3	-	-		I <sub>OH</sub> = -1.0 mA
			V <sub>OL</sub>	-	-	0.3		I <sub>OL</sub> = 1.0 mA
	Ports P914, P915		V <sub>OH</sub>	VCC_USB - 0.3	-	-		I <sub>OH</sub> = -0.5 mA
			V <sub>OL</sub>	-	-	0.3		I <sub>OL</sub> = 0.5 mA
	Other output pins*1	Low drive	V <sub>OH</sub>	VCC - 0.3	-	-		I <sub>OH</sub> = -0.5 mA
			V <sub>OL</sub>	-	-	0.3		I <sub>OL</sub> = 0.5 mA
		Middle	V <sub>OH</sub>	VCC - 0.3	-	-		I <sub>OH</sub> = -1.0 mA
		drive*2	V <sub>OL</sub>	-	-	0.3		I <sub>OL</sub> = 1.0 mA

Note 1. Except for ports P200, P214, P215, which are input ports.

Note 2. Except for P212, P213.

### Table 2.10 I/O other characteristics

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	
Input leakage current	RES, P200, P214, P215	I <sub>in</sub>	-	-	1.0	μA	V <sub>in</sub> = 0 V V <sub>in</sub> = VCC
Three-state leakage current (off state)	5 V-tolerant ports	I <sub>TSI</sub>	-	-	1.0	μA	V <sub>in</sub> = 0 V V <sub>in</sub> = 5.8 V
	Other ports (except for ports P200, P214, P215 and 5 V tolerant)		-	-	1.0		V <sub>in</sub> = 0 V V <sub>in</sub> = VCC
Input pull-up resistor	All ports (except for ports P200, P214, P215, P914, P915)	R <sub>U</sub>	10	20	50	kΩ	V <sub>in</sub> = 0 V
Input capacitance	P914, P915, P100 to P103, P111, P112, P200	C <sub>in</sub>	-	-	30	pF	$V_{in} = 0 V$ f = 1 MHz T <sub>a</sub> = 25°C
	Other input pins		-	-	15		



# 2.2.7 P408, P409 I/O Pin Output Characteristics of Middle Drive Capacity



Figure 2.12 V<sub>OH</sub>/V<sub>OL</sub> and I<sub>OH</sub>/I<sub>OL</sub> voltage characteristics at Ta = 25°C when middle drive output is selected (reference data)



Figure 2.13 V<sub>OH</sub>/V<sub>OL</sub> and I<sub>OH</sub>/I<sub>OL</sub> temperature characteristics at VCC = 2.7 V when middle drive output is selected (reference data)





Figure 2.23 Temperature dependency of RTC operation with VCC off (reference data)



### Table 2.14Operating and standby current (4)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V, VREFH0 = 2.7 V to AVCC0

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Analog power	During A/D conversion (at h	nigh-speed conversion)	I <sub>AVCC</sub>	-	-	3.0	mA	-
supply current	During A/D conversion (at l	ow-power conversion)		-	-	1.0	mA	-
	During D/A conversion (per	channel)* <sup>1</sup>		-	0.4	0.8	mA	-
	Waiting for A/D and D/A co	nversion (all units)* <sup>6</sup>		-	-	1.0	μA	-
Reference	During A/D conversion	I <sub>REFH0</sub>	-	-	150	μA	-	
power supply current	Waiting for A/D conversion	(all units)		-	-	60	nA	-
	During D/A conversion		I <sub>REFH</sub>	-	50	100	μA	-
	Waiting for D/A conversion		-	-	100	μA	-	
Temperature sens	sor		I <sub>TNS</sub>	-	75	-	μA	-
Low-Power	Window mode		I <sub>CMPLP</sub>	-	15	-	μA	-
Analog Comparator	Comparator High-speed mo	ode		-	10	-	μA	-
operating	Comparator Low-speed mo		-	2	-	μA	-	
ourroint	Comparator Low-speed mo		-	820	-	μA	-	
Operational	Low power mode	1 unit operating	I <sub>AMP</sub>	-	2.5	4.0	μA	-
Amplifier operating		2 units operating		-	4.5	8.0	μA	-
current		3 units operating		-	6.5	11.0	μA	-
		4 units operating		-	8.5	14.0	μA	-
	High-speed mode	1 unit operating		-	140	220	μA	-
		2 units operating		-	280	410	μA	-
		3 units operating		-	420	600	μA	-
		4 units operating		-	560	780	μA	-
LCD operating current	External resistance division f <sub>LCD</sub> = f <sub>SUB</sub> = 128 Hz, 1/3	method bias, and 4-time slice	I <sub>LCD1</sub> *5	-	0.34	-	μA	-
	Internal voltage boosting m f <sub>LCD</sub> = f <sub>SUB</sub> = 128 Hz, 1/3	I <sub>LCD2</sub> *5	-	0.92	-	μA	-	
	Capacitor split method f <sub>LCD</sub> = f <sub>SUB</sub> = 128 Hz, 1/3	bias, and 4-time slice	I <sub>LCD3</sub> *5	-	0.19	-	μA	-
USB operating current	USB operating current During USB communication operation under the following settings and conditions: Host controller operation is set to full-speed mode Bulk OUT transfer (64 bytes) × 1, bulk IN transfer (64 bytes) × 1 Connect peripheral devices via a 1-meter USB cable from the USB port. During USB communication operation under the following settings and conditions: Device controller operation is set to full-speed mode Bulk OUT transfer (64 bytes) × 1, bulk IN transfer (64 bytes) × 1, bulk IN transfer (64 bytes) × 1 Connect the host device via a 1-meter USB cable from the USB port.		I <sub>USBH</sub> *2	-	4.3 (VCC) 0.9 (VCC_USB)*4	-	mA	-
			I <sub>USBF</sub> *2	-	3.6 (VCC) 1.1 (VCC_USB)*4	-	mA	-
	During suspended state un and conditions: • Device controller operatio (pull up the USB_DP pin) • Software standby mode • Connect the host device from the USB port	der the following setting on is set to full-speed mode ) via a 1-meter USB cable	I <sub>SUSP</sub> *3	-	0.35 (VCC) 170 (VCC_USB)*4	-	μA	-

Note 1. The reference power supply current is included in the power supply current value for D/A conversion.

Note 2. Current consumed only by the USBFS.

Note 3. Includes the current supplied from the pull-up resistor of the USB\_DP pin to the pull-down resistor of the host device, in addition to the current consumed by the MCU during the suspended state.

Note 4. When VCC = VCC\_USB = 3.3 V.

Note 5. Current flowing only to the LCD controller. Not including the current that flows through the LCD panel.

Note 6. When the MCU is in Software Standby mode or the MSTPCRD.MSTPD16 (ADC140 module stop bit) is in the module-stop state.



### Table 2.22Clock timing (2 of 2)

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
HOCO clock oscillation frequency	fHOCO24	23.64	24	24.36	MHz	T <sub>a</sub> = -40 to -20°C 1.8 ≤ VCC ≤ 5.5	
		22.68	24	25.32		T <sub>a</sub> = -40 to 85°C 1.6 ≤ VCC < 1.8	
			23.76	24	24.24		T <sub>a</sub> = -20 to 85°C 1.8 ≤ VCC ≤ 5.5
			23.52	24	24.48		T <sub>a</sub> = 85 to 105°C 2.4 ≤ VCC ≤ 5.5
		f <sub>HOCO32</sub>	31.52	32	32.48		T <sub>a</sub> = -40 to -20°C 1.8 ≤ VCC ≤ 5.5
			30.24	32	33.76		T <sub>a</sub> = -40 to 85°C 1.6 ≤ VCC < 1.8
			31.68	32	32.32		T <sub>a</sub> = -20 to 85°C 1.8 ≤ VCC ≤ 5.5
			31.36	32	32.64		T <sub>a</sub> = 85 to 105°C 2.4 ≤ VCC ≤ 5.5
		fHOCO48 <sup>*4</sup>	47.28	48	48.72		T <sub>a</sub> = -40 to -20°C 1.8 ≤ VCC ≤ 5.5
			47.52	48	48.48		T <sub>a</sub> = -20 to 85°C 1.8 ≤ VCC ≤ 5.5
			47.04	48	48.96		T <sub>a</sub> = 85 to 105°C 2.4 ≤ VCC ≤ 5.5
		fhoco64 <sup>*5</sup>	63.04	64	64.96		$T_a = -40 \text{ to } -20^{\circ}\text{C}$ $2.4 \le \text{VCC} \le 5.5$
			63.36	64	64.64		T <sub>a</sub> = -20 to 85°C 2.4 ≤ VCC ≤ 5.5
			62.72	64	65.28		T <sub>a</sub> = 85 to 105°C 2.4 ≤ VCC ≤ 5.5
HOCO clock oscillation stabilization time* <sup>6, *7</sup>	Except Low-Voltage mode	t <sub>HOCO24</sub> t <sub>HOCO32</sub>	-	-	37.1	μs	Figure 2.27
		t <sub>HOCO48</sub>	-	-	43.3	-	
		t <sub>HOCO64</sub>	-	-	80.6		
	Low-Voltage mode	t <sub>HOCO24</sub> t <sub>HOCO32</sub> t <sub>HOCO48</sub> t <sub>HOCO64</sub>	-	-	100.9	•	
PLL input frequency*2		f <sub>PLLIN</sub>	4	-	12.5	MHz	-
PLL circuit oscillation frequency*2	f <sub>PLL</sub>	24	-	64	MHz	-	
PLL clock oscillation stabilization ti	t <sub>PLL</sub>	-	-	55.5	μs	Figure 2.29	
PLL free-running oscillation freque	f <sub>PLLFR</sub>	-	8	-	MHz	-	
Sub-clock oscillator oscillation freq	f <sub>SUB</sub>	-	32.768	-	kHz	-	
Sub-clock oscillation stabilization ti	t <sub>SUBOSC</sub>	-	-	-* <sup>3</sup>	s	Figure 2.30	

Note 1. Time until the clock can be used after the Main Clock Oscillator Stop bit (MOSCCR.MOSTP) is set to 0 (operating) when the external clock is stable.

Note 2. The VCC range that the PLL can be used is 2.4 to 5.5 V.

Note 3. After changing the setting of the SOSCCR.SOSTP bit so that the sub-clock oscillator operates, only start using the sub-clock after the sub-clock oscillation stabilization wait time elapses, that is greater than or equal to the value recommended by the oscillator manufacturer.

Note 4. The 48-MHz HOCO can be used within a VCC range of 1.8 V to 5.5 V.

Note 5. The 64-MHz HOCO can be used within a VCC range of 2.4 V to 5.5 V.

Note 6. This is a characteristic when HOCOCR.HCSTP bit is set to 0 (oscillation) in MOCO stop state.

When HOCOCR.HCSTP bit is set to 0 (oscillation) during MOCO oscillation, this specification is shortened by 1 µs. Note 7. Whether stabilization time has elapsed can be confirmed by OSCSF.HOCOSF.

Note 8. This is a characteristic when PLLCR.PLLSTP bit is set to 0 (operation) in MOCO stop state.

When PLLCR.PLLSTP bit is set to 0 (operation) during MOCO oscillation, this specification is shortened by 1 µs. Note 9. When setting up the main clock, ask the oscillator manufacturer for an oscillation evaluation and use the results as the recommended oscillation stabilization time. Set the MOSCWTCR register to a value equal to or greater than the recommended stabilization time. After changing the setting of the MOSCCR.MOSTP bit so that the main clock oscillator operates, read the OSCSF.MOSCSF flag to confirm that it is 1, then start using the main clock.









Figure 2.55 SPI timing for master when CPHA = 1 and the bit rate is set to any value other than PCLKA/2





Figure 2.56 SPI timing for master when CPHA = 1 and the bit rate is set to PCLKA/2



Figure 2.57 SPI timing for slave when CPHA = 0





# Figure 2.71 Illustration of D/A converter characteristic terms

### Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal output voltage based on the ideal conversion characteristic when the measured offset and full-scale errors are zeroed, and the actual output voltage.

### Differential nonlinearity error (DNL)

Differential nonlinearity error is the difference between 1-LSB voltage width based on the ideal D/A conversion characteristics and the width of the actual output voltage.

### Offset error

Offset error is the difference between the highest actual output voltage that falls below the lower output limit and the ideal output voltage based on the input code.

### Full-scale error

Full-scale error is the difference between the lowest actual output voltage that exceeds the upper output limit and the ideal output voltage based on the input code.



# 2.12.3 Capacitor Split Method

### [1/3 Bias Method]

### Table 2.66 Internal voltage boosting method LCD characteristics

Conditions: VCC = 2.2 V to 5.5 V

Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Test conditions
VL4 voltage* <sup>1</sup>	V <sub>L4</sub>	C1 to C4 = 0.47 µF*2	-	VCC	-	V	-
VL2 voltage*1	V <sub>L2</sub>	C1 to C4 = 0.47 µF*2	$2/3 \times V_{L4} - 0.07$	$2/3 \times V_{L4}$	$2/3 \times V_{L4} + 0.07$	V	-
VL1 voltage*1	V <sub>L1</sub>	C1 to C4 = 0.47 µF*2	1/3 × V <sub>L4</sub> - 0.08	$1/3 \times V_{L4}$	$1/3 \times V_{L4} + 0.08$	V	-
Capacitor split wait time*1	t <sub>WAIT</sub>		100	-	-	ms	Figure 2.81

Note 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between  $V_{L1}$  and GND

C3: A capacitor connected between  $\mathsf{V}_{\mathsf{L2}}$  and GND

C4: A capacitor connected between  $V_{L4}$  and GND

 $C1 = C2 = C3 = C4 = 0.47 \ \mu\text{F} \pm 30\%.$ 



Figure 2.81 LCD reference voltage setup time, voltage boosting wait time, and capacitor split wait time



### Table 2.74 Data flash characteristics (3)

Middle-speed operating mode

Conditions: VCC = 1.8 to 5.5 V,  $T_a = -40$  to +85°C

			FCLK = 4 MHz		FCLK = 8 MHz				
Parameter		Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Programming time	1-byte	t <sub>DP1</sub>	-	94.7	886	-	89.3	849	μs
Erasure time	1-KB	t <sub>DE1K</sub>	-	9.59	299	-	8.29	273	ms
Blank check time	1-byte	t <sub>DBC1</sub>	-	-	56.2	-	-	52.5	μs
	1-KB	t <sub>DBC1K</sub>	-	-	2.17	-	-	1.51	ms
Suspended time during erasing		t <sub>DSED</sub>	-	-	23.0	-	-	21.7	μs
Data flash STOP recovery time		t <sub>DSTOP</sub>	720	-	-	720	-	-	ns

 Note:
 Does not include the time until each operation of the flash memory is started after instructions are executed by software.

 Note:
 The lower-limit frequency of FCLK is 1 MHz during programming or erasing the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

 Note:
 The frequency accuracy of FCLK must be ±3.5%. Confirm the frequency accuracy of the clock source.

# 2.16 Boundary Scan

### Table 2.75 Boundary scan

Conditions: VCC = AVCC0 = 2.4 to 5.5 V

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
TCK clock cycle time	t <sub>TCKcyc</sub>	100	-	-	ns	Figure 2.82
TCK clock high pulse width	t <sub>TCKH</sub>	45	-	-	ns	-
TCK clock low pulse width	t <sub>TCKL</sub>	45	-	-	ns	-
TCK clock rise time	t <sub>TCKr</sub>	-	-	5	ns	-
TCK clock fall time	t <sub>TCKf</sub>	-	-	5	ns	-
TMS setup time	t <sub>TMSS</sub>	20	-	-	ns	Figure 2.83
TMS hold time	t <sub>TMSH</sub>	20	-	-	ns	-
TDI setup time	t <sub>TDIS</sub>	20	-	-	ns	-
TDI hold time	t <sub>TDIH</sub>	20	-	-	ns	-
TDO data delay	t <sub>TDOD</sub>	-	-	70	ns	
Boundary Scan circuit start up time*1	t <sub>BSSTUP</sub>	t <sub>RESWP</sub>	-	-	-	Figure 2.84

Note 1. Boundary scan does not function until power-on-reset becomes negative.







S3A6 Microcontroller Group Datasheet

Publication Date: Rev.1.10 Jun 25, 2018

Published by: Renesas Electronics Corporation

### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc. Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws
  or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or
  transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

(Rev.4.0-1 November 2017)



### SALES OFFICES

### **Renesas Electronics Corporation**

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information Renesas Electronics America Inc. 1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A Tel: +1-408-432-8888, Fax: +1-408-434-5351 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tei: +1-905-237-2004 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China Tel: +86-21-222-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tei + 3552-256-5688, Fax: +8552 2868-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60.3-7955-5390, Pax: +60-3-7955-9510 Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India Tei: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea Tel: +82-2-558-3737, Fax: +82-2-558-5338

Renesas Synergy™ Platform S3A6 Microcontroller Group

