



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	e200z7
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, SCI, SPI
Peripherals	DMA, POR, PWM
Number of I/O	32
Program Memory Size	3MB (3M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	1.08V ~ 5.25V
Data Converters	A/D 64x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5673ff3mvy2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Assignments

	2	3	4	5	6	7	8	9	10	11	
	VDD	RSTOUT	ANA0	ANA1	ANA4	ANA5	ANA15	VDDA_A0	VRH_A	VRL_A	A
-11	VSS	VDD	TEST	ANA2	ANA3	ANA6	ANA7	VDDA_A0	VSSA_A1	REF– BYPCA	В
.21	ETPUA26	VSS	VDD	ANA8	ANA10	ANA9	ANA13	ANA17	ANA19	ANA21	С
.23	ETPUA25	ETPUA31	VSS	VDD	ANA11	ANA12	ANA14	ANA16	ANA18	ANA20	D

MPC5674F 324 TEPBGA

VSS	VSS	VSS	J
VSS	VSS	VSS	к
VSS	VSS	VSS	L
VDDE2	VSS	VSS	м
VDDE2	VDDE2	VSS	N
VDDE2	VDDE2	VSS	Р

G	ETPUA10	ETPUA11	ETPUA12	ETPUA17	(a	s viewed	from top	through t	he packa	ge)		
Н	ETPUA5	ETPUA6	ETPUA9	ETPUA16								
J	ETPUA1	ETPUA2	ETPUA3	ETPUA4					VSS	VSS	VSS	J
К	TCRCLKA	ETPUA0	VDD	VSTBY					VSS	VSS	VSS	к
L	BOOT- CFG1	PLLCFG1	PLLCFG2	VDDEH1					VSS	VSS	VSS	L
М	JCOMP	RESET	PLLCFG0	RDY					VDDE2	VSS	VSS	М
N	VDDE2	мско	MSEO1	EVTI					VDDE2	VDDE2	VSS	N
Ρ	EVTO	MSEO0	MD00	MDO1					VDDE2	VDDE2	VSS	Ρ
R	MDO2	MDO3	MDO4	MDO5								
Т	MDO6	MDO7	MDO8	VDDE2								
U	MDO9	MDO10	MDO11	MDO15								
V	MDO12	VDDE2	MDO14	VDD33_2								
W	TDO	MDO13	TMS	VSS	VDD	VDDE2	PCSB2	VDDEH4	VDD	EMIOS8	EMIOS9	W
Y	тск	TDI	VSS	VDD	FR_A_ TX	FR_B_ TX	SCKA	SCKB	PCSB0	EMIOS2	EMIOS5	Y
AA	ENGCLK	VSS	VDD	FR_A_ RX	FR_B_ RX	PCSA5	SINA	SINB	EMIOS0	EMIOS3	EMIOS10	AA
AB	VSS	VDD	FR_A_ TX_EN	VDDE2	FR_B_ TX_EN	PCSA0	SOUTA	SOUTB	EMIOS1	EMIOS4	EMIOS7	AB
	1	2	3	4	5	6	7	8	9	10	11	

Figure 4. MPC5674F 324-ball TEPBGA (1 of 2)

1 VSS

B VDDEH

C ETPUA2

D ETPUA2

E ETPUA20 ETPUA22 ETPUA24 ETPUA30

F ETPUA13 ETPUA14 ETPUA15 ETPUA27

Α

Pin Assignments

3.2 416-ball TEPBGA Pin Assignments

Figure 6 shows the 416-ball TEPBGA pin assignments in one figure. The same information is shown in Figure 7 through Figure 10.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A VSS	VDD	RSTOUT	ANA0	ANA4	ANA8	ANA11	ANA15	VDDA_A0	REF- BYPCA1	VRL_A	VRH_A	AN28	AN32	AN36	VDDA_B0	REF- BYPCB1	VRL_B	VRH_B	ANB7	ANB11	ANB14	ANB17	ANB21	ANB23	VSS
B VDDEH	I1 VSS	VDD	TEST	ANA1	ANA5	ANA10	ANA14	VDDA_A1	VSSA_A1	REF- BYPCA	AN24	AN27	AN29	AN33	VDDA_B1	VSSA_BO	REF- BYPCB	ANB6	ANB8	ANB10	ANB15	ANB18	ANB22	VSS	TCRCLKC
C ETPUA	30 ETPUA3	1 VSS	VDD	ANA2	ANA6	ANA9	ANA13	ANA17	ANA19	ANA21	ANA23	AN26	AN30	AN34	AN37	AN38	ANB0	ANB4	ANB5	ANB12	ANB16	ANB19	VSS	ETPUC0	ETPUC1
d etpua	27 ETPUA2	8 ETPUA29	VSS	VDD	ANA3	ANA7	ANA12	ANA16	ANA18	ANA20	ANA22	AN25	AN31	AN35	AN39	ANB1	ANB2	ANB3	ANB9	ANB13	ANB20	VSS	VDDEH7	ETPUC2	ETPUC3
e etpua	23 ETPUA2	4 ETPUA25	ETPUA26																			VDDEH7	ETPUC4	ETPUC5	ETPUC6
F ETPUA	19 ETPUA2	0 ETPUA21	ETPUA22										• I									ETPUC7	ETPUC8	ETPUC9	ETPUC10
g etpua	15 ETPUA1	6 ETPUA17	ETPUA18													BG/ kage	-					ETPUC11	ETPUC12	ETPUC13	ETPUC14
h etpua	11 etpuat	2 ETPUA14	ETPUA13					(top (9	• •	Jinago	/					ETPUC15	ETPUC16	ETPUC17	ETPUC18
J ETPUA	7 ETPUA	B ETPUA9	ETPUA10																			ETPUC19	ETPUC20	ETPUC21	ETPUC22
k etpua	3 ETPUA	4 ETPUA5	ETPUA6						VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS						ETPUC23	ETPUC24	ETPUC25	ETPUC26
L TCRCL	ka etpua) ETPUA1	ETPUA2						VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS						ETPUC27	ETPUC28	ETPUC29	ETPUC3
M VDD33	I VDD33_1 TXDA RXDA VSTBY VSS <																								
N RXDE	VDDE2 VSS VSS VSS VSS VSS VDD VDDE6 ETPUB11 ETPUB12 ETPUB13 N																								
P TXDE	TXDB PLLCFG1 PLLCFG2 VDDE1 VDDE2 VDE2 VSS VSS VSS VSS VSS ETPUB7 ETPUB8 ETPUB9																								
R	R LOOP RESET PLICFGO FOU																								
T VDDE	VDDE2 VDDE2 VDDE2 VDDE2 VDE2 VS VS VS VS VS VS																								
V 0000 VDD02 VDD02 VD02 VSS VSS <th< th=""></th<>																									
V 1002 1003 1003 1003 ETPUB22 ETPUB22 ETPUB22 ETPUB22 V																									
W NOCE NCOT NOOS VDDE2 ETPUB25 ETPUB25 ETPUB24 ETPUB23 W																									
Y	MDO10	MDO11	MDO15																			ETPUB29	ETPUB28	ETPUB27	REGCTL
VDD33_3 ETPUB30 VDDREG VSSSYN AA																									
AB TDO	AB TOO TCK TMS VDD TOCK TMS VDD ETPUB3 VSFL EXTL AB																								
AC VDDE	2 TDI	VDD	VSS	VDDE2	PCSA1	PCSA2	PCSB4	PCSB1	VDDEH3	VDDEH4	VDD	EMIOS8	EMIOS14	EMIOS18	EMIOS22	EMIOS27	EMIOS31	CNRXB	CNRXD	VDDEH5	PCSC1	VSS	VDD	VDDEH6	XTAL
AD ENGCL	K VDD	VSS	FR_A_ TX	FR_B_ TX	PCSA5	SOUTA	SCKA	PCSB0	PCSB3	EMIOS2	EMIOS5	EMIOS9	EMIOS15	EMIOS19	EMIOS23	EMIOS26	EMIOS30	CNTXB	CNTXD	SCKC	RXDC	PCSC3	VSS	VDD	VDDSYN
AE VDD	VSS	FR_A_ RX	FR_B_ RX	PCSA4	PCSA0	PCSA3	SCKB	SINB	EMIOS0	EMIOS3	EMIOS6	EMIOS10	EMIOS13	EMIOS17	EMIOS21	EMIOS25	EMIOS29	CNRXA	CNRXC	PCSC0	SINC	PCSC2	PCSC5	VSS	VDD
AF VSS	AF VSS VDD2e FR_A TX_EN FR_B TX_EN VDDe+3 FR_B TX_EN VDD43 PCSB5 SOUTE EMIOS1 EMIOS1 EMIOS1 EMIOS12 EMIOS12																								
1	2	3	4	5	6	7	8	9	10	11 507	12	13	14	15	16	17 . (ful	18	19	20	21	22	23	24	25	26

MPC5674F Microcontroller Data Sheet, Rev. 9

Characteristic	Symbol	Value	Unit
Junction to Ambient ^{2,3} Natural Convection (Single layer board)	R_{\thetaJA}	25	°C/W
Junction to Ambient ^{2,4} Natural Convection (Four layer board 2s2p)	R_{\thetaJA}	18	°C/W
Junction to Ambient (@200 ft./min., Single layer board)	R_{\thetaJMA}	20	°C/W
Junction to Ambient (@200 ft./min., Four layer board 2s2p)	R _{0JMA}	15	°C/W
Junction to Board ⁵	$R_{\theta J B}$	10	°C/W
Junction to Case ⁶	$R_{ ext{ heta}JC}$	6	°C/W
Junction to Package Top ⁷ Natural Convection	Ψ _{JT}	2	°C/W

Table 5. Thermal Characteristics, 516-pin TEPBGA Package¹

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization. This data is PRELIMINARY based on similar package used on other devices.

² Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- ³ Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- ⁴ Per JEDEC JESD51-6 with the board horizontal.

⁵ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

- ⁶ Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.
- ⁷ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

MPC5674F Thermal Characteristic	Symbol	Value	Unit
Junction to ambient ^{2, 3} , natural convection (one-layer board)	$R_{ ext{ heta}JA}$	29	°C/W
Junction to ambient ^{1, 4} , natural convection (four-layer board 2s2p)	R_{\thetaJA}	19	°C/W
Junction to ambient (@200 ft./min., one-layer board)	R_{\thetaJMA}	23	°C/W
Junction to ambient (@200 ft./min., four-layer board 2s2p)	R_{\thetaJMA}	16	°C/W
Junction to board ⁵ (four-layer board 2s2p)	$R_{\theta JB}$	10	°C/W
Junction to case ⁶	$R_{\theta JC}$	7	°C/W
Junction to package top ⁷ , natural convection	Ψ_{JT}	2	°C/W

Table 6. Thermal Characteristics, 324-pin Package¹

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization. This data is PRELIMINARY based on similar package used on other devices.

² Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- ³ Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
- ⁴ Per JEDEC JESD51-6 with the board horizontal.
- ⁵ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm. of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

References:

Semiconductor Equipment and Materials International 3081 Zanker Road San Jose, CA 95134 (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at http://www.jedec.org.

- C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.
- G. Kromann, S. Shidore, and S. Addison, "Thermal Modeling of a PBGA for Air-Cooled Applications," Electronic Packaging and Production, pp. 53-58, March 1998.
- B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.

4.3 EMI (Electromagnetic Interference) Characteristics

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions, go to www.freescale.com and perform a keyword search for "radiated emissions." The following tables list the values of the device's radiated emissions operating behaviors.

Symbol	Description	Conditions	f _{OSC} f _{SYS}	Frequency band (MHz)	Level (max.)	Unit	Notes
V _{RE_TEM}	Radiated emissions,	$V_{DD} = 1.2 V$	40 MHz crystal	0.15–50	26	dBμV	1
	electric field and magnetic field	V _{DDE} = 3.3 V V _{DDEH} = 5 V	264 MHz (f _{EBI_CAL} = 66	50–150	30		
	-	T _A = 25 °C 416 BGA	MHz)	150–500	34		
		EBI off		500–1000	30		
		CLK on FM off		IEC and SAE level	l ²	—	1, 3
V _{RE_TEM}	Radiated emissions,	$V_{DD} = 1.2 V$	40 MHz crystal	0.15–50	24	dBμV	1
	electric field and magnetic field	V _{DDE} = 3.3 V V _{DDEH} = 5 V	264 MHz (f _{EBI CAL} = 66	50–150	25		
		T _A = 25 °C 416 BGA	MHz)	150–500	25		
		EBI off		500–1000	21		
		CLK off FM on ⁴		IEC and SAE level	K ⁵		1,3

Table 7. EMC Radiated Emissions Operating Behaviors: 416 BGA

¹ Determined according to IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

² I = 36 dB μ V

³ Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and Appendix D of SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

Spec	Characteristic	Symbol	Min	Max	Unit
27	Operating Current V _{DDE} /V _{DDEH} ¹⁷ Supplies V _{DDE2}	I _{DD2}	_		mA
	VDDEH1	DD1	—		mA
	V _{DDEH3}	DD3	—	note ¹⁷	mA
	V _{DDEH4} V _{DDEH5}	I _{DD4}	_	note	mA mA
	VDDEH5 VDDEH6	I _{DD5} I _{DD6}			mA
	V _{DDEH7}	I _{DD7}	—		mA
28	Fast I/O Weak Pull Up/Down Current ¹⁸ 3.0 V–3.6 V		42	158	μA
		I _{ACT_F}	72	100	μΛ
29	Medium I/O Weak Pull Up/Down Current ¹⁹ 3.0 V–3.6 V	I _{ACT_S}	15	95	μA
	4.5 V–5.5 V		35	200	μΑ
30	I/O Input Leakage Current ²⁰	I _{INACT_D}	-2.5	2.5	μΑ
31	DC Injection Current (per pin)		-1.0	1.0	mA
-		I _{IC}		-	
32	Analog Input Current, Channel Off ²¹ , AN[0:7], AN38, AN39	I _{INACT_A}	-250	250	nA
	Analog Input Current, Channel Off, all other analog inputs AN[x]		-150	150	nA
33	V _{SS} Differential Voltage	$V_{SS} - V_{SSA}$	-100	100	mV
34	Analog Reference Low Voltage	V _{RL}	V _{SSA}	V _{SSA} + 100	mV
35	V _{RL} Differential Voltage	$V_{RL} - V_{SSA}$	-100	100	mV
36	Analog Reference High Voltage	V _{RH}	V _{DDA} – 100	V _{DDA}	mV
37	V _{REF} Differential Voltage	$V_{RH} - V_{RL}$	4.75	5.25	V
38	V_{SSSYN} to V_{SS} Differential Voltage	$V_{SSSYN} - V_{SS}$	-100	100	mV
39	Operating Temperature Range—Ambient (Packaged)	T _A (T _L to T _H)	-40.0	125.0	°C
40	Slew rate on power supply pins	—		25	V/ms
41	Weak Pull-Up/Down Resistance ²² , 200 K Option	R _{PUPD200K}	130	280	kΩ
42	Weak Pull-Up/Down Resistance ²² , 100 K Option	R _{PUPD100K}	65	140	kΩ
43	Weak Pull-Up/Down Resistance ²² , 5 K Option	R _{PUPD5K}	1.4	7.5	kΩ
44	Pull-Up/Down Resistance Matching Ratios ²³ (100K/200K)	R _{PUPDMTCH}	-2.5	+2.5	%

Table 14. DC Electrical Specifications (continued)

¹ Voltage overshoots during a high-to-low or low-to-high transition must not exceed 10 seconds per instance.

 $^2~$ 2.0 V for 10 hours cumulative time, 1.2 V +10% for time remaining.

³ Assumed with DC load.

 $^4~$ 5.3 V for 10 hours cumulative time, 3.3 V +10% for time remaining.

 5 6.4 V for 10 hours cumulative time, 5.0 V +10% for time remaining.

⁶ V_{STBY} below 0.95 V the RAM will not retain states, but will be operational. V_{STBY} can be 0 V when bypass standby mode.

⁷ Regulator is functional with derated performance, with supply voltage down to 4.0 V for system with V_{DDREG} = 4.5 V (min).

⁸ 2.7 V minimum operating voltage allowed during vehicle crank for system with V_{DDREG} = 3.0 V (min). Normal operating voltage should be either V_{DDREG} = 3.0 V (min) or 4.5 V (min) depending on the user regulation voltage system selected.

⁹ Required to be supplied when 3.3 V regulator is disabled. See Section 4.5, "PMC/POR/LVI Electrical Specifications."

4.11.2 Pad AC Specifications

Spec	Pad	SRC/DSC	Out Delay ^{2,4} $L \rightarrow H/H \rightarrow L$ (ns)	Rise/Fall ^{3,4} (ns)	Load Drive (pF)
1	Medium ⁵	00	152/165	70/74	50
2			205/220	96/96	200
3		01	28/34	12/15	50
4			52/59	28/31	200
5		11	12/12	5.3/5.9	50
6			32/32	22/22	200
7	Fast ⁵	00			10
8		01	2.5	1.2	20
9		10	2.5	1.2	30
10		11			50
11	Fast with Slew Rate	00	40/40	16/16	50
12			50/50	21/21	200
13		01	13/13	5/5	50
14			19/19	8/8	200
15		10	8/8	2.4/2.4	50
16			12/12	5/5	200
17		11	5/5	1.1/1/1	50
18			8/8	2.6	2.6
19	Pull Up/Down (3.6 V max)	_	-	7500	50
20	Pull Up/Down (5.25 V max)	—	6000	5000/5000	50

Table 30. Pad AC Specifications (V_{DDEH} = 5.0 V, V_{DDE} = 3.3 V)¹

¹ These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at V_{DD} = 1.02 V to 1.32 V, V_{DDE} = 3.0 V to 3.6 V, V_{DDEH} = 4.75 V to 5.25 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, T_A = T_L to T_H .

 2 This parameter is supplied for reference and is not guaranteed by design and not tested.

³ This parameter is guaranteed by characterization before qualification rather than 100% tested.

⁴ Delay and rise/fall are measured to 20% or 80% of the respective signal.

⁵ Out delay is shown in Figure 17. Add a maximum of one system clock to the output delay for delay with respect to system clock.



Figure 24. JTAG Boundary Scan Timing

MPC5674F Microcontroller Data Sheet, Rev. 9

Electrical Characteristics



Figure 30. ALE Signal Timing

MPC5674F Microcontroller Data Sheet, Rev. 9

4.12.6 External Interrupt Timing (IRQ Pin)

Table 36. External Interrupt Timing¹

Spec	Characteristic	Symbol	Min	Мах	Unit
1	IRQ Pulse Width Low	t _{IPWL}	3	_	t _{cyc} ²
2	IRQ Pulse Width High	t _{IPWH}	3	_	t _{cyc} ²
3	IRQ Edge to Edge Time ³	t _{ICYC}	6		t _{cyc} ²

¹ IRQ timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDEH} = 3.0 V to 5.5 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, $T_A = T_L$ to T_H .

 $^2\,$ See Notes on t_{cvc} on Figure 16 and Table 27 in Section 4.11.1, Clocking.

³ Applies when IRQ pins are configured for rising edge or falling edge events, but not both.



Figure 31. External Interrupt Timing

4.12.7 eTPU Timing

Table 37. eTPU Timing¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	eTPU Input Channel Pulse Width	t _{ICPW}	4	—	t _{cyc} ²
2	eTPU Output Channel Pulse Width	t _{OCPW}	1 ³	—	t _{cyc} ²

¹ eTPU timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDEH} = 3.0 V to 5.5 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, T_A = T_L to T_H, and C_L = 200 pF with SRC = 0b00.

 $^2~$ See Notes on t_{cyc} on Figure 16 and Table 27 in Section 4.11.1, Clocking.

³ This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).



Figure 32. eTPU Timing

4.12.8 eMIOS Timing

Table 38. eMIOS Timing¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	eMIOS Input Pulse Width	t _{MIPW}	4	_	t _{cyc} ²
2	eMIOS Output Pulse Width	t _{MOPW}	1 ³		t _{cyc} ²

¹ eMIOS timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDEH} = 3.0 V to 5.5 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, T_A = T_L to T_H , and C_L = 50 pF with SRC = 0b00.

 $^2~$ See Notes on t_{cyc} on Figure 16 and Table 27 in Section 4.11.1, Clocking.

³ This specification does not include the rise and fall times. When calculating the minimum eMIOS pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).

Figure 46. 416 TEPBGA Package (2 of 2)

CR ¹					ion	Type ⁵	9e	State during	State	Packa	age Lo	cation
GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Ty	Voltage ⁶	RESET ⁷	after RESET ⁸	324	416	516
125	ETPUA11_ETPUA23_	Р	ETPUA11	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	G2	H1	G1
	GPIO125	A1	ETPUA23	eTPU A channel (output only)	0							
		A2	—	—	_							
		G	GPIO125	GPIO	I/O							
126	ETPUA12_PCSB1_	Р	ETPUA12	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	G3	H2	J5
	GPIO126	A1	PCSB1	DSPI B peripheral chip select	0							
		A2	—	_	—							
		G	GPIO126	GPIO	I/O							
127	ETPUA13_PCSB3_	Р	ETPUA13	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	F1	H4	G2
	GPIO127	A1	PCSB3	DSPI B peripheral chip select	0							
		A2	—	_	—							
		G	GPIO127	GPIO	I/O							
128	ETPUA14_PCSB4_	Р	ETPUA14	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	F2	H3	H5
	GPIO128	A1	PCSB4	DSPI B peripheral chip select	0							
		A2	—	-	-							
		G	GPIO128	GPIO	I/O							
129	ETPUA15_PCSB5_	Р	ETPUA15	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	F3	G1	G3
	GPIO129	A1	PCSB5	DSPI B peripheral chip select	0							
		A2	—	-	-							
		G	GPIO129	GPIO	I/O							
130	ETPUA16_PCSD1_	Р	ETPUA16	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	H4	G2	H6
	GPIO130	A1	PCSD1	DSPI D peripheral chip select	0							
		A2	<u> _</u>	-	-							
		G	GPIO130	GPIO	I/O							

MPC5674F Microcontroller Data Sheet, Rev. 9

CR ¹					ion	Type ⁵	je ⁶	State during	State	Packa	age Lo	cation
GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Ty	Voltage ⁶	RESET ⁷	after RESET ⁸	324	416	516
131	ETPUA17_PCSD2_	Р	ETPUA17	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	G4	G3	G4
	GPIO131	A1	PCSD2	DSPI D peripheral chip select	0							
		A2	—	—	-							
		G	GPIO131	GPIO	I/O							
132	ETPUA18_PCSD3_	Р	ETPUA18	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	_	G4	G5
	GPIO132	A1	PCSD3	DSPI D peripheral chip select	0							
		A2	—	—	-							
		G	GPIO132	GPIO	I/O							
133	ETPUA19_PCSD4_	Р	ETPUA19	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	_	F1	F1
	GPIO133	A1	PCSD4	DSPI D peripheral chip select	0							
		A2	—	—	-							
		G	GPIO133	GPIO	I/O							
134	ETPUA20_IRQ8_	Р	ETPUA20	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	E1	F2	F2
	GPIO134	A1	IRQ8	External interrupt request	I							
		A2	—	_	-							
		G	GPIO134	GPIO	I/O							
135	ETPUA21_IRQ9_	Р	ETPUA21	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	C1	F3	F3
	GPIO135	A1	IRQ9	External interrupt request	I							
		A2	—	_	-							
		G	GPIO135	GPIO	I/O							
136	ETPUA22_IRQ10_	Р	ETPUA22	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	E2	F4	F4
	GPIO136	A1	IRQ10	External interrupt request	1							
		A2	<u> </u>	_								
		G	GPIO136	GPIO	I/O							

CR ¹	_	e.			io	Type ⁵	Je ⁶	State during	State	Packa	age Lo	cation
GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Ty	Voltage ⁶	RESET ⁷	after RESET ⁸	324	416	516
149	ETPUB2_ETPUB18_	Р	ETPUB2	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	R22	T26	U23
	GPIO149	A1	ETPUB18	eTPU B channel (output only)	0							
		A2	—	-	—							
		G	GPIO149	GPIO	I/O							
150	ETPUB3_ETPUB19_	Р	ETPUB3	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	R21	R23	T22
	GPIO150	A1	ETPUB19	eTPU B channel (output only)	0							
		A2	—	-	—							
		G	GPIO150	GPIO	I/O							
151	ETPUB4_ETPUB20_	Р	ETPUB4	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	P22	R24	U24
	GPIO151	A1	ETPUB20	eTPU B channel (output only)	0							
		A2	—	-	—							
		G	GPIO151	GPIO	I/O							
152	ETPUB5_ETPUB21_	Р	ETPUB5	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	P21	R25	U25
	GPIO152	A1	ETPUB21	eTPU B channel (output only)	0							
		A2	—	-	—							
		G	GPIO152	GPIO	I/O							
153	ETPUB6_ETPUB22_	Р	ETPUB6	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	N22	R26	U26
	GPIO153	A1	ETPUB22	eTPU B channel (output only)	0							
		A2	—	-	—							
		G	GPIO153	GPIO	I/O							
154	ETPUB7_ETPUB23_	Р	ETPUB7	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	M19	P23	T23
	GPIO154	A1	ETPUB23	eTPU B channel (output only)	0							
		A2	 	-	-							
		G	GPIO154	GPIO	I/O							

MPC5674F Microcontroller Data Sheet, Rev. 9

CR ¹		e.			u	Type ⁵	e ⁶	State during	State	Packa	age Lo	cation
GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Ty	Voltage ⁶	RESET ⁷	after RESET ⁸	324	416	516
161	ETPUB14_ETPUB30_	Р	ETPUB14	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	L21	M25	R24
	GPIO161	A1	ETPUB30	eTPU B channel (output only)	0							
		A2	—	—	-							
		G	GPIO161	GPIO	I/O							
162	ETPUB15_ETPUB31_	Р	ETPUB15	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	_	M24	R25
	GPIO162	A1	ETPUB31	eTPU B channel (output only)	0							
		A2	—	—	-							
		G	GPIO162	GPIO	I/O							
163	ETPUB16_PCSA1_	Р	ETPUB16	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	P20	U26	V24
	GPIO163	A1	PCSA1	DSPI A peripheral chip select	0							
		A2	—	—	-							
		G	GPIO163	GPIO	I/O							
164	ETPUB17_PCSA2_	Р	ETPUB17	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	R20	U25	T21
	GPIO164	A1	PCSA2	DSPI A peripheral chip select	0							
		A2	—	—	-							
		G	GPIO164	GPIO	I/O							
165	ETPUB18_PCSA3_	Р	ETPUB18	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	T20	U24	W26
	GPIO165	A1	PCSA3	DSPI A peripheral chip select	0							
		A2	_	_	—							
		G	GPIO165	GPIO	I/O							
166	ETPUB19_PCSA4_	Р	ETPUB19	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	T19	U23	W25
	GPIO166	A1	PCSA4	DSPI A peripheral chip select	0							
		A2										
		G	GPIO166	GPIO	I/O							

MPC5674F Microcontroller Data Sheet, Rev. 9

CR ¹					on	Type ⁵	e ⁶	State during	State	Packa	age Lo	cation
GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Ty	Voltage ⁶	RESET ⁷	after RESET ⁸	324	416	516
188	EMIOS9_ETPUA9_	Р	EMIOS9	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	W11	AD13	AF15
	GPIO188	A1	ETPUA9	eTPU A channel	0							
		A2	—	—	-							
		G	GPIO188	GPIO	I/O							
189	EMIOS10_SCKD_	Р	EMIOS10	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AA11	AE13	AE15
	GPIO189	A1	SCKD	DSPI D clock	0							
		A2	—	_								
		G	GPIO189	GPIO	I/O							
190	EMIOS11_SIND_	Р	EMIOS11	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AB12	AF13	AB14
	GPIO190	A1	SIND	DSPI D data input	1							
		A2	—	_								
		G	GPIO190	GPIO	I/O							
191	EMIOS12_SOUTC_	Р	EMIOS12	eMIOS channel	0	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AB13	AF14	AD15
	GPIO191	A1	SOUTC	DSPI C data output	0							
		A2	—	—	—							
		G	GPIO191	GPIO	I/O							
192	EMIOS13_SOUTD_	Р	EMIOS13	eMIOS channel	0	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AA12	AE14	AC15
	GPIO192	A1	SOUTD	DSPI D data output	0							
		A2	_	_								
		G	GPIO192	GPIO	I/O							
193	EMIOS14_IRQ0_	Р	EMIOS14	eMIOS channel	0	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	Y12	AC14	AF17
	GPIO193	A1	IRQ0	External interrupt request	I							
		A2	CNTXD	FlexCAN D transmit	0							
		G	GPIO193	GPIO	I/O							

MPC5674F Microcontroller Data Sheet, Rev. 9

Table 43 lists the pin locations of the power and ground signals on the 324 TEPBGA package.Table 43. 324-pin Power Supply Locations

VDD

A2	B3	C4	D5	K3	V19	W5	W9	W20	Y4	Y21	AA3	AA22	AB2

VDD33



VDDE2

AB4	M9	N1	N10	N9	P10	P9	T4	W6	V2

VDDE	H1	VDDEH	4	VDDEH	16	VDDEH	17	
B1	L4	AB20	W8	N20	T21	C22	H19	L22

VSS

A1	A22	AA2	AA21	AB1	AB22	B2	B21	C20	C3	D19	D4	J10	J11	J12	J13	J14	J9
K10	K11	K12	K13	K14	K9	L10	L11	L12	L13	L14	L9	M10	M11	M12	M13	M14	N11
N12	N13	N14	P11	P12	P13	P14	W19	W4	Y20	Y3							

Table 44 lists the pin locations of the power and ground signals on the 416 TEPBGA package.

 Table 44. 416-pin Power Supply Locations

VDD

A2	B3	C4	D5	N4	AB4	AB23	AC3	AC12	AC24	AD2	AD25	AE1	AE26
----	----	----	----	----	-----	------	-----	------	------	-----	------	-----	------

VDD33



Ρ4

VDDE2

L.																r
	N10	P10	P11	R10	R11	T1	T10	T11	T12	U10	U11	U12	W4	AC1	AC5	AF2
	-	-		-			-				-	-		-		

VDDEH1

B1





VDDEH4						
AC11	AF22					

VDDEH5 AC21 AF25

VDDEH6

|--|

VDDEH7 D24 E23 M26

VSS

A1	A26	B2	B25	C3	C24	D4	D23	K10	K11	K12	K13	K14	K15	K16	K17	L10	L11
L12	L13	L14	L15	L16	L17	M10	M11	M12	M13	M14	M15	M16	M17	N11	N12	N13	N14
N15	N16	N17	P12	P13	P14	P15	P16	P17	R12	R13	R14	R15	R16	R17	T13	T14	T15
T16	T17	U13	U14	U15	U16	U17	AC4	AC23	AD3	AD24	AE2	AE25	AF1	AF26			

Signal Properties and Muxing

Table 46. Revision History (continued)

Revision (Date)	Description of changes
	Updated Table 3, "Absolute Maximum Ratings" with the following: - Spec 1, '1.2 V Core Supply Voltage', to a Max of 2.0 V - Spec 3, 'Clock Synthesizer Voltage', to a Max of 5.3 V - Spec 4, 'I/O Supply Voltage' to a Max of 5.3 V - Spec 5, 'Analog Supply Voltage' to a Max of 5.3 V - Note 2 to read, "2.0 V for 10 hours cumulative time, 1.32 V +10% for time remaining." - Note 3, " 5.0 V + 10%" to " 5.25 V + 10 %" - Note 5, " 3.3 V + 10%" to " 3.60 V + 10 %" Updated Spec 2 (ESD for Charged Device Model (CDM)) of Table 9, "ESD Ratings", to 500 V Updated Table 27, "PFCPR1 Settings vs. Frequency of Operation", Spec 3, APC = RWSC column to 0b100. Updated Spec 26, "Operating Current 5.0 V Supplies @ f _{sys} = 264 MHz" for I _{DDA} to 50 mA, in Table 14, "DC electrical specifications".