E·XF Renesas Electronics America Inc - UPD78F0550MA-FAA-AX Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	78K/0
Core Size	8-Bit
Speed	10MHz
Connectivity	I ² C, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	9
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SSOP (0.173", 4.40mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0550ma-faa-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

<R>

Table 2-4. Pin I/O Circuit Types (78K0/KA2-L (25-pin and 32-pin products))

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00 ^{Note 1} /TI000 ^{Note 1} /	5-AQ	I/O	Input: Independently connect to VDD or Vss via a resistor.
INTPO ^{Note 1}			Output: Leave open.
P01 Note 2/TO00 Note 2/			
TI010 ^{Note 2}			
P02/SSI11/INTP5			
ANI0/P20/AMP0- ^{Note 3}	11-P		<digital input="" setting=""></digital>
ANI1/P21/AMP0OUT Note 3/	11-0		Independently connect to AVREF or VSS via a resistor.
PGAIN Note 3			<digital analog="" and="" input="" output="" setting=""></digital>
ANI2/P22/AMP0+ Note 3	11-N		Leave open. Note 4
ANI3/P23 to ANI6/P26	11-G		
ANI7/P27 Note 2			
P31/INTP2/TOOLC1	5-AQ		Input: Independently connect to VDD or VSS via a resistor.
P32/TOH1/INTP3/TOOLD1			Output: Leave open.
P33			
P34/INTP4			
(/TOH1)(/TI51) ^{Note 1}			
P35/SCK11			
P36/SI11			
P37/SO11			
P60/SCLA0/TxD6	5-AS		Input: Independently connect to V_{DD} or V_{SS} via a resistor.
P61/SDAA0/RxD6			Output: Leave this pin open at low-level output after clearing
			the output latch of the port to 0.
ANI8 Note 2/P70 Note 2	11-G		<digital input="" setting=""></digital>
ANI9 Note 2/P71 Note 2			Independently connect to AVREF or Vss via a resistor.
ANI10 ^{Note 2} /P72 ^{Note 2}			<digital analog="" and="" input="" output="" setting=""></digital>
			Leave open. Note 4
P121/X1/TOOLC0 Note 5	37-A	Input	Independently connect to V_{DD} or V_{SS} via a resistor.
(/TI000)(/INTP0)			
P122/X2/EXCLK/			
TOOLD0 Note 5			
RESET/P125	42-A		Connect directly to V_{DD} or via a resistor.
(/TI000) ^{Note 2} (/INTP0) ^{Note 2}			
AVREF	-	-	Connect directly to VDD.

Notes 1. 25-pin products only

- 2. 32-pin products only
- 3. μ PD78F0565, 78F0566, and 78F0567 (products with operational amplifier) only
- **4.** If this pin is left open when specified as an analog input pin, the input voltage level might become undefined. It is therefore recommended to leave this pin open after specifying it as a digital output pin.
- 5. Use recommended connection above in input port mode (refer to Figure 5-3 Format of Clock Operation Mode Select Register (OSCCTL)) when these pins are not used.
- Cautions 1. ANI0/P20/AMP0-, ANI1/P21/AMP0OUT/PGAIN, ANI2/P22/AMP0+, ANI3/P23 to ANI5/P25, and ANI8/P70 to ANI10/P72 are set in the analog input mode after release of reset.
 - 2. Because RESET/P125 is set in the external reset input immediately after release of reset, if a reset signal is generated during low level input, the reset status continues until the input rises to the high level.

Table 3-8. Special Function Register List: 78K0/KA2-L (25-pin and 32-pin products) (5/5)

Address	Syr	nbol		Bit No.							R/W	Nu M Sin	mber of E anipulate nultaneou	Bits ed usly	After Reset	leference page
			7	6	5	4	3	2	1	0		1	8	16		ш
FFC0H to FFDFH	-	_	-		-	-	-			-	_	-	-	-	-	-
FFE0H	150	IFOL	<sreif6></sreif6>	<pif5></pif5>	<pif4></pif4>	<pif3></pif3>	<pif2></pif2>	0	<pif0></pif0>	<lviif></lviif>	R/W	\checkmark	\checkmark	N	00H	598
FFE1H	IF0	IF0H	thif010>	thif000>	0	0	<tmifh1></tmifh1>	<csiif10></csiif10>	<stif6></stif6>	<srif6></srif6>	R/W	\checkmark	\checkmark	v	00H	598
FFE2H		IF1L	0	0	0	0	<tmif51></tmif51>	0	0	<adif></adif>	R/W	\checkmark	\checkmark	.1	00H	598
FFE3H	IF1	IF1H	0	0	0	0	0	0	0	<iicaif0></iicaif0>	R/W	\checkmark	\checkmark	N	00H	598
FFE4H		MKOL	<sremk6></sremk6>	<pmk5></pmk5>	<pmk4></pmk4>	<pmk3></pmk3>	<pmk2></pmk2>	1	<pmk0></pmk0>	<lvimk></lvimk>	R/W	\checkmark	\checkmark		FFH	606
FFE5H	МК0	МКОН	<tmmk 010></tmmk 	<tmmk 000></tmmk 	1	1	<tmmk H1></tmmk 	<csim K10</csim 	<stmk 6></stmk 	<srmk 6></srmk 	R/W		\checkmark	\checkmark	FFH	606
FFE6H		MK1L	1	1	1	1	<tmmk 51></tmmk 	1	1	<admk></admk>	R/W	\checkmark	\checkmark	al	FFH	606
FFE7H	MK1	MK1H	1	1	1	1	1	1	1	<iica MK0></iica 	R/W	\checkmark	\checkmark	×	FFH	606
FFE8H		PR0L	<sremk6></sremk6>	<ppr5></ppr5>	<ppr4></ppr4>	<ppr3></ppr3>	<ppr2></ppr2>	1	<ppr0></ppr0>	<lvipr></lvipr>	R/W	\checkmark	\checkmark		FFH	613
FFE9H	PR0	PR0H	<tmpr 010></tmpr 	<tmpr 000></tmpr 	1	1	<tmp RH1></tmp 	<csipr 10></csipr 	<stpr 6></stpr 	<srpr 6></srpr 	R/W	\checkmark	\checkmark	\checkmark	FFH	613
FFEAH		PR1L	1	1	1	1	<tmp R51></tmp 	1	1	<adpr>></adpr>	R/W	\checkmark	\checkmark	.1	FFH	613
FFEBH	PR1	PR1H	1	1	1	1	1	1	1	<iicap R0></iicap 	R/W	\checkmark	\checkmark	N	FFH	613
FFECH to FFEFH	-	_	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FFF0H	IMS		RAM2	RAM1	RAM0	0	ROM3	ROM2	ROM1	ROM0	R/W	_	\checkmark	-	CFH ^{Note}	699
FFF1H to FFFAH		-	-	-	-	-	-	-	-	-	-	-	-	_	-	-
FFFBH	PCC		0	0	0	0	0	PCC2	PCC1	PCC0	R/W	\checkmark	\checkmark	_	01H	204

Note Reset signal generation makes the setting of the ROM area undefined. Therefore, set the value corresponding to each product as indicated in Table 3-1 after release of reset.

Remark For a bit name enclosed in angle brackets (<>), the bit name is defined as a reserved word in the RA78K0, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0.



Figure 4-17. Block Diagram of P37

- P3: Port register 3
- PU3: Pull-up resistor option register 3
- PM3: Port mode register 3
- RD: Read signal
- WR××: Write signal



Table 4-15. Settings of Port Mode Register and Output Latch When Using Alternate Function (78K0/KA2-L (20-pin products)) (2/2)

Pin Name	Alternate Function	PM××	P××	
	Function Name			
P121	X1 ^{Note 1}	-	×	×
	TOOLCO	Input	×	×
P122	X2 ^{Note 1}	-	×	×
	EXCLK ^{Note 1}	Input	×	×
	TOOLD0	I/O	×	×
P125	RESET ^{Note 2}	Input	×	×

- Notes 1. When using the P121 and P122 pins to connect a resonator for the main system clock (X1, X2) or to input an external clock for the main system clock (EXCLK), the X1 oscillation mode or external clock input mode must be set by using OSCCTL register (for details, refer to 5.3 (1) Clock operation mode select register (OSCCTL)). The reset value of OSCCTL is 00H (both P121 and P122 are input port pins).
 - 2. Clear RSTM bit (bit 5 of RSTMASK register) to 0 when using P125 as an external reset input (RESET).

Remark ×: Don't care

PM××: Port mode register

P×x: Port output latch



- Cautions 1. If the voltage rises with a slope of less than 0.5 V/ms (MIN.) from power application until the voltage reaches 1.8 V, input a low level to the RESET pin from power application until the voltage reaches 1.8 V, or set the LVI default start function enabled by using the option byte (LVISTART = 1) (refer to Figure 5-17). When a low level has been input to the RESET pin until the voltage reaches 1.8 V, the CPU operates with the same timing as <2> and thereafter in Figure 5-16, after the reset has been released by the RESET pin.
 - 2. It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK and EXCLKS pins is used.
- Remark While the microcontroller is operating, a clock that is not used as the CPU clock can be stopped via software settings. The internal high-speed oscillation clock and high-speed system clock can be stopped by executing the STOP instruction (refer to (4) in 5.6.1 Example of controlling high-speed system clock, (3) in 5.6.2 Example of controlling internal high-speed oscillation clock, and (4) in 5.6.3 Example of controlling subsystem clock).





- <1> When the power is turned on, an internal reset signal is generated by the power-on-clear (POC) circuit.
- <2> When the power supply voltage exceeds 1.91 V (TYP.), the reset is released and the internal high-speed oscillator automatically starts oscillation.
- <3> After the reset is released and reset processing is performed, the CPU starts operation on the internal high-speed oscillation clock.
- <4> Set the start of oscillation of the X1 or XT1 clock via software (refer to (1) in 5.6.1 Example of controlling high-speed system clock and (1) in 5.6.3 Example of controlling subsystem clock).
- <5> When switching the CPU clock to the X1 or XT1 clock, wait for the clock oscillation to stabilize, and then set switching via software (refer to (3) in 5.6.1 Example of controlling high-speed system clock and (3) in 5.6.3 Example of controlling subsystem clock).

5.6.6 CPU clock status transition diagram

Figures 5-18 and 5-19 show the CPU clock status transition diagram of this product.

Figure 5-18. CPU Clock Status Transition Diagram (When LVI Default Start Mode Function Stopped Is Set (Option Byte: LVISTART = 0), 78K0/KY2-L, 78K0/KA2-L, and 78K0/KB2-L)



- <R> Note When transitioning to the STOP mode, it is possible to achieve low power consumption by setting RMC = 56H first.
 - **Remark** When LVI default start function enabled is set (option byte: LVISTART = 1), the CPU clock status changes to (A) in the above figure when the supply voltage exceeds 1.91 V (TYP.), and to (B) after reset processing (12 to 51 μ s).



7.4.3 Square-wave output operation

A square wave with any selected frequency is output at intervals determined by the value preset to 8-bit timer compare register 5n (CR5n).

The TO5n pin output status is inverted at intervals determined by the count value preset to CR5n by setting bit 0 (TOE5n) of 8-bit timer mode control register 5n (TMC5n) to 1. This enables a square wave with any selected frequency to be output (duty = 50%).

Remark Square-wave output is operable only in the 78K0/KB2-L and 78K0/KC2-L.

Setting

- <1> Set each register.
 - Clear the port output latch (P17 or P33)^{Note} and port mode register (PM17 or PM33)^{Note} to 0.
 - TCL5n: Select the count clock.
 - CR5n: Compare value
 - TMC5n: Stop the count operation, select the mode in which clear & start occurs on a match of TM5n and CR5n.

LVS5n	LVR5n	Timer Output F/F Status Setting					
0	1	Timer output F/F clear (0) (default value of TO5n output: low level)					
1	0	Timer output F/F set (1) (default value of TO5n output: high level)					

Timer output enabled

(TMC5n = 00001011B or 00000111B)

- <2> After TCE5n = 1 is set, the count operation starts.
- <3> The timer output F/F is inverted by a match of TM5n and CR5n. After INTTM5n is generated, TM5n is cleared to 00H.
- <4> After these settings, the timer output F/F is inverted at the same interval and a square wave is output from TO5n. The frequency is as follows.
 - Frequency = 1/2t (N + 1) (N: 00H to FFH)
- Note 8-bit timer/event counter 50: P17, PM17 8-bit timer/event counter 51: P33, PM33

Caution Do not write other values to CR5n during operation.

Remarks 1. For how to enable the INTTM5n signal interrupt, refer to CHAPTER 17 INTERRUPT FUNCTIONS.
2. 78K0/KB2-L, 78K0/KC2-L: n = 0, 1



<R>

(5) Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted. ADS can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

<R> Remark A/D converter analog input pins differ depending on products.

• 78K0/KY2-L:	ANI0 to ANI3
 78K0/KA2-L (20-pin products): 	ANI0 to ANI5
 78K0/KA2-L (25-pin products): 	ANI0 to ANI6
 78K0/KA2-L (32-pin products): 	ANI0 to ANI10
• 78K0/KB2-L:	ANI0 to ANI3, ANI8 to ANI10
 78K0/KC2-L (40-pin product): 	ANI0 to ANI6, ANI8 to ANI10
$\sim 70 K O / K C O I (11 min and 10 min products)$	

• 78K0/KC2-L (44-pin and 48-pin products): ANI0 to ANI10

Figure 12-8. Format of Analog Input Channel Specification Register (ADS)

Address: FF0EH After reset: 00H R/W

Symbol 7 <6> 5 4 <2> <0> <3> <1> ADS 0 ADOAS 0 0 ADS3 ADS2 ADS1 ADS0

ADOAS0	ADS3	ADS2	ADS1	ADS0	Analog input channel	Input source
0	0	0	0	0	ANI0	P20/ANI0 pin
0	0	0	0	1	ANI1	P21/ANI1 pin or operational amplifier 0 output signal ^{Note}
0	0	0	1	0	ANI2	P22/ANI2 pin
0	0	0	1	1	ANI3	P23/ANI3 pin
0	0	1	0	0	ANI4	P24/ANI4 pin
0	0	1	0	1	ANI5	P25/ANI5 pin
0	0	1	1	0	ANI6	P26/ANI6 pin
0	0	1	1	1	ANI7	P27/ANI7 pin
0	1	0	0	0	ANI8	P10/ANI8 pin or P70/ANI8 pin
0	1	0	0	1	ANI9	P11/ANI9 pin or P71/ANI9 pin or operational amplifier 1 output signal ^{Note}
0	1	0	1	0	ANI10	P12/ANI10 pin or P72/ANI10 pin
1	×	×	×	×	PGAOUT ^{Note}	PGA output signal ^{Note}
	Ot	her than abo	Setting prof	nibited		

Note Setting permitted in products with operational amplifier

_	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	_				
0	IICE0	LREL0	WREL0	SPIE0	WTIM0	ACKE0	STT0	SPT0					
Γ	IICE0		I ² C operation enable										
	0	Stop operat	op operation. Reset the IICA status register 0 (IICAS0) ^{Note 1} . Stop internal operation.										
	1	Enable ope	Enable operation.										
E	Be sure to	ure to set this bit (1) while the SCLA0 and SDLA0 lines are at high level.											
(Condition for clearing (IICE0 = 0) Condition for setting (IICE0 = 1)												
•	Cleared bReset	by instruction			•	Set by instru	ction						
	LREL0 ^{Note s 2,3}				Exit from	communicat	ions						
	0	Normal ope	eration										
		to 0 after be Its uses inc The SCLA0 The followin to 0.	o 0 after being executed. ts uses include cases in which a locally irrelevant extension code has been received. The SCLA0 and SDAA0 lines are set to high impedance. The following flags of IICA control register 0 (IICACTL0) and IICA status register 0 (IICAS0) are cleared to 0.										
-	The standl conditions	• STT0 • S by mode follo are met.	SPT0 • MSTS	S0 • EXC0	• COI0 • 1	TRC0 • ACK	D0 • STD0	ollowing cor	mmunications en				
	The standl conditions • After a st • An addre Condition f	• STT0 • S by mode folk are met. op condition i ss match or e for clearing (L	SPT0 • MSTS owing exit fro is detected, re extension cod .REL0 = 0)	S0 • EXC0 om commun estart is in m e reception	• COI0 • 1 inications rem master mode. occurs after C	TRC0 • ACK nains in effect the start condition for s	D0 • STD0 et until the f dition. etting (LREL	ollowing cor -0 = 1	mmunications en				
-	The standl conditions • After a st • An addre Condition f • Automati • Reset	• STTO • S by mode follo are met. op condition i ss match or e for clearing (L cally cleared	SPT0 • MSTS owing exit fro is detected, re extension cod REL0 = 0) after executio	S0 • EXC0 om commun estart is in m e reception	COI0 COI	TRC0 • ACK nains in effect the start condition for s Set by instru-	D0 • STD0 et until the f dition. etting (LREL ction	ollowing cor _0 = 1)	mmunications en				
- - - - - - - - - - - - - - - - - - -	The standl conditions • After a st • An addre Condition f • Automati • Reset WREL0 ^{Ndes2.3}	STT0 • S work of the second	SPT0 • MSTS owing exit fro is detected, re extension cod REL0 = 0) after executio	S0 • EXC0 om commun estart is in m le reception	COI0 COI	TRC0 • ACK nains in effect the start condition for s Set by instru-	D0 • STD0 et until the f dition. etting (LREL ettion	ollowing cor _0 = 1)	nmunications en				
- 	The standl conditions • After a st • An addre Condition f • Automati • Reset WREL0 ^{Ndes23} 0	STT0 • S by mode follo are met. op condition i ss match or e for clearing (L cally cleared Do not cane	SPT0 • MSTS owing exit fro is detected, re extension cod REL0 = 0) after execution	S0 • EXC0 om commun estart is in m e reception	COI0 COI	rRC0 • ACK nains in effect the start condition for s Set by instru- cancellation	D0 • STD0 et until the f dition. etting (LREL ettion	ollowing cor _0 = 1)	mmunications en				
- - - - - - - - - - - - - - - - - - -	The standl conditions • After a st • An addre Condition f • Automati • Reset WREL0 ^{Notes2,3} 0 1	STT0 • S by mode follo are met. op condition i ss match or e for clearing (L cally cleared Do not cane Cancel wai	SPT0 • MSTS owing exit fro is detected, re extension cod .REL0 = 0) after execution cel wait t. This setting	S0 • EXC0 om commun estart is in m e reception on g is automat	COI0 COI	TRC0 • ACK nains in effect the start cond condition for s Set by instru- cancellation d after wait is	D0 • STD0 et until the f dition. etting (LREL ction canceled.	ollowing cor _0 = 1)	nmunications en				
- - - - - - - - - - - - - 	The standl conditions • After a st • An addre Condition f • Automati • Reset WREL0 ^{Notes2.3} 0 1 When WRH 1), the SD/	STT0 • S by mode follo are met. op condition i ss match or e for clearing (L cally cleared Do not cane Cancel wai EL0 is set (wa AA0 line goes	SPT0 • MSTS owing exit fro is detected, re extension cod REL0 = 0) after execution cel wait t. This setting ait canceled) of s into the high	S0 • EXC0 om commun estart is in m le reception on g is automat during the w impedance	COI0 COI COI Constant of the second secon	TRC0 • ACK nains in effect the start com condition for s Set by instru- c cancellation d after wait is the ninth cloo 0 = 0).	D0 • STD0 et until the f dition. etting (LREL ction canceled. ck pulse in th	ollowing cor _0 = 1) ne transmiss	ion status (TRC0				
- - - - - - - - - - - -	The standl conditions • After a st • An addre Condition f • Automatie • Reset WREL0 ^{Notes23} 0 1 When WRH 1), the SDA Condition f	STT0 • S by mode follo are met. op condition i ss match or e or clearing (L cally cleared Do not cane Cancel wai EL0 is set (wa A0 line goes for clearing (V	SPT0 • MSTS owing exit fro is detected, re extension cod REL0 = 0) after execution cel wait t. This setting ait canceled) of s into the high VREL0 = 0)	S0 • EXC0 om commun estart is in m e reception on g is automat during the w impedance	COI0 COI	TRC0 • ACK nains in effect the start condition for s Set by instru- cancellation d after wait is the ninth close 0 = 0.	D0 • STD0 et until the f dition. etting (LREL ction canceled. ek pulse in th etting (WRE	ollowing cor _0 = 1) ne transmiss ;L0 = 1)	ion status (TRC0				
	The standl conditions • After a st • An addre Condition f • Automatii • Reset WREL0 ^{Ndes23} 0 1 When WRI 1), the SD/ Condition f • Automatii • Reset	STT0 • S by mode follo are met. op condition i ss match or e for clearing (L cally cleared Do not cane Cancel wai EL0 is set (wa AA0 line goes for clearing (V cally cleared	SPT0 • MSTS owing exit fro is detected, re extension cod .REL0 = 0) after execution cel wait t. This setting ait canceled) of s into the high VREL0 = 0) after execution	S0 • EXC0 om commun estart is in m e reception on g is automat during the w impedance	COI0 COI	rRC0 • ACK nains in effect the start condition for s Set by instru- cancellation d after wait is the ninth cloc 0 = 0). Condition for s Set by instru-	D0 • STD0 et until the f dition. etting (LREL ction canceled. ek pulse in th etting (WRE ction	ollowing cor _0 = 1) ne transmiss :L0 = 1)	ion status (TRC0				
· · · · · · · · · · · · · · · · · · ·	The standl conditions • After a st • An addre Condition f • Automatie • Reset WREL0 ^{Ndes23} 0 1 When WRF 1), the SD/ Condition f • Automatie • Reset Notes 1.	STT0 • S by mode follo are met. op condition i ss match or e for clearing (L cally cleared Do not can Cancel wai EL0 is set (wa A00 line goes or clearing (V cally cleared The IICAS bits of the l	SPT0 • MSTS owing exit fro is detected, re extension cod .REL0 = 0) after execution cel wait t. This setting ait canceled) of s into the high VREL0 = 0) after execution 0 register, t IICACTL1 re	S0 • EXCO om commun estart is in m e reception on g is automat during the w impedance on he STCF a egister are	COI0 COI	rRC0 • ACK nains in effect the start condition for s Set by instru- cancellation d after wait is the ninth cloc 0 = 0). Condition for s Set by instru- condition for s	D0 • STD0 et until the f dition. etting (LREL ction canceled. ck pulse in th etting (WRE ction etting (WRE	ollowing cor _0 = 1) ne transmiss [L0 = 1)	ion status (TRC0				
	The standl conditions • After a st • An addre Condition f • Automatii • Reset WREL0 ^{Notes2,3} 0 1 When WRH 1), the SD/ Condition f • Automatii • Reset Notes 1. 2.	STT0 • S by mode follo are met. op condition i ss match or e or clearing (L cally cleared Do not came Cancel wai EL0 is set (wa A0 line goes or clearing (V cally cleared The IICAS bits of the The signals	SPT0 • MSTS owing exit fro is detected, re extension cod REL0 = 0) after execution cel wait t. This setting ait canceled) of s into the high VREL0 = 0) after execution 0 register, t IICACTL1 re s of these bit	S0 • EXCO om commun estart is in m e reception on g is automati during the w impedance on he STCF a egister are its are inva	COI0 COI	TRC0 • ACK nains in effect the start condition for s Set by instru- condition for s Set by instru- cancellation d after wait is the ninth close D = 0. Condition for s Set by instru- condition for s Set by instru- condition for s	D0 • STD0 et until the f dition. etting (LREL ction canceled. ck pulse in th etting (WRE ction • IICAF0 re s 0.	ollowing cor -0 = 1) he transmiss (L0 = 1) rgister, and	ion status (TRC0				

Figure 15-5. Format of IICA Control Register 0 (IICACTL0) (1/4)

Caution If the operation of I^2C is enabled (IICE0 = 1) when the SCLA0 line is high level, the SDAA0 line is low level, and the digital filter is turned on (DFC0 of the IICACTL1 register = 1), a start condition will be inadvertently detected immediately. In this case, set (1) the LREL0 bit by using a 1-bit memory manipulation instruction immediately after enabling operation of I^2C (IICE0 = 1).

(4) IICA control register 1 (IICACTL1)

This register is used to set the operation mode of I^2C and detect the statuses of the SCLA0 and SDAA0 pins. This register can be set by a 1-bit or 8-bit memory manipulation instruction. However, the CLD0 and DAD0 bits are read-only.

Set the IICACTL1 register, except the WUP bit, while operation of I^2C is disabled (bit 7 (IICE0) of IICA control register 0 (IICACTL0) is 0).

Reset signal generation clears this register to 00H.

Figure 15-8. Format of IICA Control Register 1 (IICACTL1) (1/2)

Address: FF	A8H /	After reset: 00	DH R/W	Note 1				
Symbol	7	6	<5>	<4>	<3>	<2>	1	0
IICACTL1	WUP	0	CLD0	DAD0	SMC0	DFC0	0	0

WUP	Control of address match wakeup							
0	Stops operation of address match wakeup function in STOP mode.							
1	Enables operation of address match wakeup function in STOP mode.							
To shift to s bit (see Fig Clear (0) th communica be written a The interru = 1, is iden occur.) Fu	STOP mode when WUP = 1, execute the STO pure 15-23 Flow When Setting WUP = 1). The WUP bit after the address has matched or ation can be entered by clearing (0) the WUP after the WUP bit has been cleared (0).). The timing when the address has matched or with tical to the interrupt timing when WUP = 0. (A rthermore, when WUP = 1, a stop condition in	DP instruction at least three clocks after setting (1) WUP an extension code has been received. The subsequent bit (The wait must be released and transmit data must when an extension code has been received, while WUP A delay of the difference of sampling by the clock will interrupt is not generated even if the SPIE0 bit is set to 1.						
Condition for	Condition for clearing (WUP = 0) Condition for setting (WUP = 1)							
Cleared b extension	y instruction (after address match or code reception)	• Set by instruction (when MSTS0, EXC0, and COI0 are "0", and STD0 also "0" (communication not entered)) ^{Note 2}						

Notes 1. Bits 4 and 5 are read-only.

2. The status of IICAS0 must be checked and WUP must be set during the period shown below.



WUP during this period.

Figure 15-21. Wait (2/2)



(2) When master and slave devices both have a nine-clock wait (master transmits, slave receives, and ACKE0 = 1)

Generate according to previously set ACKE0 value

Remark ACKE0: Bit 2 of IICA control register 0 (IICACTL0) WREL0: Bit 5 of IICA control register 0 (IICACTL0)

A wait may be automatically generated depending on the setting of bit 3 (WTIM0) of the IICA control register 0 (IICACTL0).

Normally, the receiving side cancels the wait state when bit 5 (WREL0) of the IICACTL0 register is set to 1 or when FFH is written to the IICA shift register (IICA), and the transmitting side cancels the wait state when data is written to the IICA register.

The master device can also cancel the wait state via either of the following methods.

- By setting bit 1 (STT0) of IICACTL0 register to 1
- By setting bit 0 (SPT0) of IICACTL0 register to 1



15.5.8 Interrupt request (INTIICA0) generation timing and wait control

The setting of bit 3 (WTIM0) of IICA control register 0 (IICACTL0) determines the timing by which INTIICA0 is generated and the corresponding wait control, as shown in Table 15-2.

WTIM0	Durin	g Slave Device Ope	ration	During Master Device Operation				
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission		
0	9 ^{Notes 1, 2}	8 ^{Note 2}	8 ^{Note 2}	9	8	8		
1	9 ^{Notes 1, 2}	9 ^{Note 2}	9 ^{Note 2}	9	9	9		

Table 15-2. INTIICA0 Generation Timing and Wait Control

Notes 1. The slave device's INTIICA0 signal and wait period occurs at the falling edge of the ninth clock only when there is a match with the address set to the slave address register 0 (SVA0). At this point, ACK is generated regardless of the value set to bit 2 (ACKE0) of the IICACTL0 register. For a slave device that has received an extension code, INTIICA0 occurs at the falling edge of the eighth clock. However, if the address does not match after restart, INTIICA0 is generated at the falling edge of the 9th clock, but wait does not occur.

2. If the received address does not match the contents of the slave address register 0 (SVA0) and extension code is not received, neither INTIICA0 nor a wait occurs.

Remark The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

(1) During address transmission/reception

- Slave device operation: Interrupt and wait timing are determined depending on the conditions described in Notes 1 and 2 above, regardless of the WTIM0 bit.
- Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of the WTIM0 bit.

(2) During data reception

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

(3) During data transmission

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

(4) Wait cancellation method

The four wait cancellation methods are as follows.

- Writing data to IICA shift register (IICA)
- Setting bit 5 (WREL0) of IICA control register 0 (IICACTL0) (canceling wait)
- Setting bit 1 (STT0) of IICACTL0 register (generating start condition)^{Note}
- Setting bit 0 (SPT0) of IICACTL0 register (generating stop condition)^{Note}

Note Master only.

When an 8-clock wait has been selected (WTIM0 = 0), the presence/absence of \overline{ACK} generation must be determined prior to wait cancellation.





Figure 15-34. Example of Slave to Master Communication (When 8-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (2/3)

Notes 1. To cancel master wait, write "FFH" to IICA or set WREL0.

2. Write data to IICA, not setting WREL0, in order to cancel a wait state during slave transmission.

Figure 17-23. Format of External Interrupt Rising Edge Enable Registers (EGPCTL0, EGPCTL1) and External Interrupt Falling Edge Enable Registers (EGNCTL0, EGNCTL1) (4/5)

(f) 44-pin products of 78K0/KC2-L

18H	After re	eset: 00H	R/W						
	7	6	5	4	3	2	1	0	
	0	0	EGP5	EGP4	EGP3	EGP2	EGP1	EGP0	
Address: FF49H After reset: 00H R/W									
	7	6	5	4	3	2	1	0	
	0	0	EGN5	EGN4	EGN3	EGN2	EGN1	EGN0	
Address: FF4AH After reset: 00H R/W									
	7	6	5	4	3	2	1	0	
	0	0	0	0	EGP11	EGP10	EGP9	EGP8	
1BH	After re	eset: 00H	R/W						
1BH	After re 7	eset: 00H 6	R/W 5	4	3	2	1	0	
	18H 19H 1AH	48H After re 7 0 49H After re 7 0 4AH After re 7 0	After reset: 00H 1 7 6 0 0 49H After reset: 00H 1 7 6 0 0 49H After reset: 00H 1 7 6 0 0 4AH After reset: 00H 7 7 6 0 0 4AH After reset: 00H 7 6 0 0 0	After reset: 00H R/W 7 6 5 0 0 EGP5 49H After reset: 00H R/W 7 6 5 0 0 EGP5 49H After reset: 00H R/W 7 6 5 0 0 EGN5 4AH After reset: 00H R/W 7 6 5 0 0 0	After reset: 00H R/W 7 6 5 4 0 0 EGP5 EGP4 49H After reset: 00H R/W 7 6 5 4 0 0 EGP5 EGP4 49H After reset: 00H R/W 7 6 5 4 0 0 EGN5 EGN4 4AH After reset: 00H R/W 7 6 5 4 0 0 0 0	After reset: OUH R/W 7 6 5 4 3 0 0 EGP5 EGP4 EGP3 49H After reset: 00H R/W 7 6 5 4 3 10 0 EGN5 EGN4 EGN3 4AH After reset: 00H R/W 7 6 5 4 3 10 0 EGN5 EGN4 EGN3 4AH After reset: 00H R/W 7 6 5 4 3 0 0 0 0 EGP11 EGP11	After reset: 00H R/W 7 6 5 4 3 2 0 0 EGP5 EGP4 EGP3 EGP2 49H After reset: 00H R/W 7 6 5 4 3 2 19H After reset: 00H R/W 7 6 5 4 3 2 10 0 EGN5 EGN4 EGN3 EGN2 4AH After reset: 00H R/W 7 6 5 4 3 2 10 0 0 0 EGN1 EGN2 EGN2 4AH After reset: 00H R/W 7 6 5 4 3 2 10 0 0 0 0 EGP11 EGP10	After reset: 00H R/W 7 6 5 4 3 2 1 0 0 EGP5 EGP4 EGP3 EGP2 EGP1 49H After reset: 00H R/W - </td	

EGPn	EGNn	INTPn pin valid edge selection
0	0	Edge detection disabled
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

Caution Be sure to clear bits 6 and 7 of EGPCTL0 and EGNCTL0, and bits 4 to 7 of EGPCTL1 and EGNCTL1 to 0 in the 44-pin products of 78K0/KC2-L.

Remark n = 0 to 5, 8 to 11: 44-pin products of 78K0/KC2-L



22.2 Configuration of Low-Voltage Detector

The block diagram of the low-voltage detector is shown in Figure 22-1.





Remark EXLVI/P120/INTP0 is mounted only on 78K0/KB2-L and 78K0/KC2-L.

22.3 Registers Controlling Low-Voltage Detector

The low-voltage detector is controlled by the following registers.

- Low-voltage detection register (LVIM)
- Low-voltage detection level select register (LVIS)
- Port mode register 12 (PM12)

(1) Low-voltage detection register (LVIM)

This register sets low-voltage detection and the operation mode. This register can be set by a 1-bit or 8-bit memory manipulation instruction. The generation of a reset signal other than an LVI reset clears this register to 00H.



<R> Figure 26

- Figure 26-1. Connection Example of QB-MINI2 and 78K0/Ix2 Microcontrollers (2/3)
- (2) When using the TOOLC0 and TOOLD0 pins (with X1/X2 oscillator is used, both debugging and programming are performed)



Notes 1. If there are capacitance elements such as capacitors, on-chip debugging might not operate normally.

2. A clock signal provided on the 78K0-OCD board, a 4, 8, or 16 MHz clock signal generated in QB-MINI2, or the clock signal generated by the internal high-speed oscillator of the device can be used for the clock signal of the target device during on-chip debugging.

Only the internal high-speed oscillator of the device can be used during flash programming.

- **3.** During on-chip debugging, the settings specified by the user program are ignored, because these pins are used as pins dedicated to on-chip debugging. However, if the pins are specified as input pins, the pins must be processed (because they are left open when QB-MINI2 is not connected.)
- **4.** This connection is designed assuming that the reset signal is output from the N-ch open-drain buffer (output resistance: 100 Ω or less). For details, refer to **4.1.3 Connection of reset pin** of QB-MINI2 On-Chip Debug Emulator with Programming Function (18371E).
- 5. Never connect an oscillation circuit to the 78K0-OCD board during on-chip debugging and flash programming. To prevent an oscillation circuit from not oscillating due to wiring capacitance when the target device operates (when QB-MINI2 is not connected), also consider countermeasures such as disconnecting the oscillation circuit from the target connectors by setting the jumpers.

A program that was downloaded using the debugger does not operate when QB-MINI2 is not connected.

Caution The bold lines in the figure (TOOLD0 and TOOLC0) must be designed so that the device pins are less than 30 mm from the QB-MINI2 connectors or the paths must be shielded by connecting them to GND.



CHAPTER 27 INSTRUCTION SET

This chapter lists each instruction set of the 78K0/Kx2-L microcontrollers in table form. For details of each operation and operation code, refer to the separate document **78K/0 Series Instructions User's Manual (U12326E)**.

27.1 Conventions Used in Operation List

27.1.1 Operand identifiers and specification methods

Operands are written in the "Operand" column of each instruction in accordance with the specification method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more methods, select one of them. Uppercase letters and the symbols #, !, \$ and [] are keywords and must be written as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: Absolute address specification
- \$: Relative address specification
- []: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to write the #, !, \$, and [] symbols.

For operand register identifiers r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for specification.

Identifier	Specification Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special function register symbol ^{Note}
sfrp	Special function register symbol (16-bit manipulatable register even addresses only) ^{Note}
saddr	FE20H to FF1FH Immediate data or labels
saddrp	FE20H to FF1FH Immediate data or labels (even address only)
addr16	0000H to FFFFH Immediate data or labels
	(Only even addresses for 16-bit data transfer instructions)
addr11	0800H to 0FFFH Immediate data or labels
addr5	0040H to 007FH Immediate data or labels (even address only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0 to RB3

Table 27-1. Operand Identifiers and Specification Methods

Note Addresses from FFD0H to FFDFH cannot be accessed with these operands.

Remark For special function register symbols, refer to Tables 3-6 to 3-9 Special Function Register List.



Instruction	Masaasia	Onevende	Dutos	Clocks		Orientier	F	-lag	J
Group		Operands	Bytes	Note 1	Note 2	Operation			CY
Call/return	CALL	!addr16	3	7	-	$(SP - 1) \leftarrow (PC + 3)_{H}, (SP - 2) \leftarrow (PC + 3)_{L},$ PC \leftarrow addr16, SP \leftarrow SP - 2			
	CALLF	!addr11	2	5	_	$(SP - 1) \leftarrow (PC + 2)_{H}, (SP - 2) \leftarrow (PC + 2)_{L},$ $PC_{15-11} \leftarrow 00001, PC_{10-0} \leftarrow addr11,$ $SP \leftarrow SP - 2$			
	CALLT	[addr5]	1	6	_	$(SP - 1) \leftarrow (PC + 1)_{H}, (SP - 2) \leftarrow (PC + 1)_{L},$ $PC_{H} \leftarrow (addr5 + 1), PC_{L} \leftarrow (addr5),$ $SP \leftarrow SP - 2$			
	BRK		1	6	-	$(SP - 1) \leftarrow PSW$, $(SP - 2) \leftarrow (PC + 1)_H$, $(SP - 3) \leftarrow (PC + 1)_L$, $PC_H \leftarrow (003FH)$, $PC_L \leftarrow (003EH)$, $SP \leftarrow SP - 3$, $IE \leftarrow 0$			
	RET		1	6	-	$PC_{H} \leftarrow (SP + 1), PC_{L} \leftarrow (SP),$ $SP \leftarrow SP + 2$			
	RETI		1	6	-	$PC_{H} \leftarrow (SP + 1), PC_{L} \leftarrow (SP),$ $PSW \leftarrow (SP + 2), SP \leftarrow SP + 3$	R	R	R
	RETB		1	6	-	PC _H ← (SP + 1), PC _L ← (SP), PSW ← (SP + 2), SP ← SP + 3	R	R	R
Stack	PUSH	PSW	1	2	-	$(SP - 1) \leftarrow PSW, SP \leftarrow SP - 1$			
manipulate		rp	1	4	-	$(SP - 1) \leftarrow rp_H, (SP - 2) \leftarrow rp_L,$ $SP \leftarrow SP - 2$			
	POP	PSW	1	2	-	$PSW \leftarrow (SP), SP \leftarrow SP + 1$	R	R	R
		rp	1	4	-	rp _H ← (SP + 1), rp _L ← (SP), SP ← SP + 2			
	MOVW	SP, #word	4	-	10	$SP \leftarrow word$			
		SP, AX	2	-	8	$SP \leftarrow AX$			
		AX, SP	2	-	8	$AX \leftarrow SP$			
Unconditional	BR	!addr16	3	6	-	$PC \leftarrow addr16$			
branch		\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8$			
		AX	2	8	-	$PCH \leftarrow A, PC_{L} \leftarrow X$			
Conditional	вс	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 1$			
branch	BNC	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 0$			
	BZ	\$addr16	2	6	_	$PC \leftarrow PC + 2 + jdisp8$ if $Z = 1$			
	BNZ	\$addr16	2	6		$PC \leftarrow PC + 2 + jdisp8$ if $Z = 0$			

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access

2. When an area except the internal high-speed RAM area is accessed

- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
 - 2. This clock cycle applies to the internal ROM program.



Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.

Parameter	Symbol		MIN.	TYP.	MAX.	Unit	
Output current, high ^{Note 1}	Іон1	Per pin for P00 to P02,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-3.0	mA
		P31 to P37, P60, P61	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-2.5	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			-1.0	mA
		Total of P02, P60, P61	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-9.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			-7.5	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			-3.0	mA
		Total of P00, P01, P31 to P37	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-24.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			-19.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			-8.0	mA
		Total of P00 to P02, P31 to P37,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-50.0	mA
		P60, P61 ^{Note 3}	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-29.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			-15.0	mA
	Іон2	Per pin for P20 to P27, P70 to P72	AVREF = VDD			-0.1	mA
Output current, low ^{Note 2}	Iol1	Per pin for P00 to P02, P31 to P37	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			8.5	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			5.0	mA
			$1.8~\text{V} \leq \text{V}_\text{DD} < 2.7~\text{V}$			2.0	mA
		Total of P60, P61	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			15.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			5.0	mA
			$1.8~\text{V} \leq \text{V}_\text{DD} < 2.7~\text{V}$			2.0	mA
		Total of P02, P60, P61	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			38.5	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			15.0	mA
			$1.8~\text{V} \leq \text{V}_\text{DD} < 2.7~\text{V}$			6.0	mA
		Total of P00, P01, P31 to P37	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			45.0	mA
			$2.7~V \leq V_{\text{DD}} < 4.0~V$			35.0	mA
			$1.8~\text{V} \leq \text{V}_\text{DD} < 2.7~\text{V}$			16.0	mA
		Per pin for P00 to P02,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			65.0	mA
		P31 to P37, P60, P61 ^{Note 3}	$2.7~V \leq V_{\text{DD}} < 4.0~V$			50.0	mA
			$1.8~V \leq V_{\text{DD}} < 2.7~V$			29.0	mA
	IOL2	Per pin for P20 to P27, P70 to P72	AVREF = VDD			0.4	mA

<R>DC Characteristics (4/8) (78K0/KA2-L (25 pins, 32 pins))

(TA = -40 to +85°C, 1.8 V \leq Vdd \leq 5.5 V, AVREF \leq Vdd, Vss = AVss = 0 V)

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from VDD to an output pin.

2. Value of current at which the device operation is guaranteed even if the current flows from an output pin to GND.

3. Specification under conditions where the duty factor is 70% (time for which current is output is 0.7 × t and time for which current is not output is 0.3 × t, where t is a specific time). The total output current of the pins at a duty factor of other than 70% can be calculated by the following expression.

• Where the duty factor of IoH is n%: Total output current of pins = (IoH \times 0.7)/(n \times 0.01)

<Example> Where the duty factor is 50%, IOH = -20.0 mA

Total output current of pins = $(-20.0 \times 0.7)/(50 \times 0.01) = -28.0$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.



Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.

TCY VS. VDD (Main System Clock Operation, RMC = 56H (Low Power Consumption Mode))

VIH VIL Test points VIH