E. Renesas Electronics America Inc - UPD78F0565MC-CAA-AX Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	78K/0
Core Size	8-Bit
Speed	10MHz
Connectivity	I²C, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	13
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.240", 6.10mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0565mc-caa-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Address	Symbol	Bit No. R/W Number of Bits Manipulated Simultaneously								ed	After Reset	Reference page			
		7	6	5	4	3	2	1	0		1	8	16		ш
FF00H	P0	0	0	0	0	0	0	P01	P00	R/W	\checkmark	\checkmark	-	00H	172
FF01H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FF02H	P2	0	0	P25	P24	P23	P22	P21	P20	R/W	\checkmark	\checkmark	_	00H	172
FF03H	P3	0	0	0	0	0	P32	P31	P30	R/W	\checkmark	\checkmark	-	00H	172
FF04H	-	-	_	_	_	-	_	-	_	-	-	_	_	-	_
FF05H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FF06H	P6	0	0	0	0	0	0	P61	P60	R/W	\checkmark	\checkmark	-	00H	172
FF07H	-	-	_	_	_	-	_	-	_	-	-	_	_	-	-
FF08H	AD ADCRL	1	-	I	I	1	_	_	-	R	I	\checkmark	_	00H	411
FF09H	CR	0	0	0	0	0	0	_	-	R	-	_	\checkmark	0000H	410
FF0AH	RXB6	1	-	-	-	-	-	-	-	R	-	\checkmark	_	FFH	452
FF0BH	TXB6	I	-	I	-	I	-	_	-	R/W	I	\checkmark	-	FFH	453
FF0CH	P12	0	0	P125	0	0	P122	P121	0	R	\checkmark	\checkmark	_	00H	172
FF0DH	ADCRH	_	-	_	-	-	-	_	-	R	-	\checkmark	_	00H	411
FF0EH	ADS	0	<adoas> Note</adoas>	0	0	0	<ads2></ads2>	<ads1></ads1>	<ads0></ads0>	R/W	\checkmark	\checkmark	_	00H	412, 439
FF0FH	-	_		_	_	-	_	_	_	_	_	_	_	-	_
FF10H	ТМОО	_	-	_	-	-	-	_	-	R	_	_		0000H	243
FF11H	TIVIOU	-	-	-	-	-	_	_	-	n	_		v	00000	243
FF12H	CR000	_	_	-	-	1	_	_	_	R/W	_	_		0000H	244
FF13H	011000	_	_	-	-	1	_	_	_	10/00			Ŷ	000011	244
FF14H	CR010	_	_	_	-	-	_	_	_	R/W	_	_		0000H	244
FF15H	011010	-	-	-	-	-	-	-	-	10,00			`	000011	211
FF16H to FF19H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
FF1AH	CMP01	_	_	-	-	1	_	_	_	R/W	-	\checkmark	_	00H	338
FF1BH	CMP11	-	-	-	-	-	-	_	-	R/W	-	\checkmark	-	00H	338
FF1CH to FF1EH	-	-	-	_	-	_	-	-	-	-	-	-	_	-	_
FF1FH	TM51	-	-	-	-	-	-	-	-	R	-	\checkmark	_	00H	317
FF20H	PM0	1	1	1	1	1	1	PM01	PM00	R/W	\checkmark	\checkmark	_	FFH	167, 256
FF21H	-	-	-	-	-	-	-	-	-	-	-	_	_	-	-
FF22H	PM2	1	1	PM25	PM24	PM23	PM22	PM21	PM20	R/W	V	V	-	FFH	167, 415, 440
FF23H	PM3	1	1	1	1	1	PM32	PM31	PM30	R/W	\checkmark	V	-	FFH	167, 324, 345
FF24H	-	_	_	-	_	-	_	_	_		_	_	_	_	-
FF25H	-	-	-	-	-	-	-	-	_		-	_	-	-	-

Table 3-7. Special Function Register List: 78K0/KA2-L (20-pin products) (1/4)


Note This bit is incorporated only in products with operational amplifier.

Remark For a bit name enclosed in angle brackets (<>), the bit name is defined as a reserved word in the RA78K0, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0.




Figure 4-12. Block Diagram of P21

(1) Products without operational amplifier



<R>(2) Products with operational amplifier



WR××: Write signal

Remark PGA: Programmable Gain Amplifier






Figure 4-15. Block Diagram of P30 (78K0/KY2-L, 78K0/KA2-L), P33, P34

- P3: Port register 3
- PU3: Pull-up resistor option register 3
- PM3: Port mode register 3
- RD: Read signal
- WR××: Write signal



<R>

(5) Port output mode register 6 (POM6)

This register sets the output mode of P60 to P63 in 1-bit units. During I^2C communication, set POM60 and POM61 to 1.

In the 78K0/KY2-L and 78K0/KA2-L, clear POM60 to 0 when using the P60/TxD6/SCLA0 pin as the data output of serial interface UART6.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 4-46. Format of Port Output Mode Register 6 (POM6)

Address: FF2AH After reset: 00H R/W

Symbol 7 6 5 3 2 1 0 4 POM63^{Note} POM62^{Note} POM6 0 0 0 0 POM61 POM60


POM6n	P6n pin output mode selection $(n = 0 \text{ to } 3)$
0	Normal output (CMOS output) mode
1	N-ch open drain output (VDD tolerance) mode

Note 78K0/KC2-L only

(6) Reset pin mode register (RSTMASK)

This register sets the pin function of $\overrightarrow{\mathsf{RESET}}/\mathsf{P125}$ (external reset input/input-dedicated port). This register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

Figure 4-47. Format of Reset Pin Mode Register (RSTMASK)



RSTM	RESET/P125 pin function selection
0	Using as external reset input (RESET)
1	Using as input-dedicated port (P125)



(3) Example of setting procedure when stopping the internal high-speed oscillation clock

- The internal high-speed oscillation clock can be stopped in the following two ways.
- Executing the STOP instruction to set the STOP mode
- Setting RSTOP to 1 and stopping the internal high-speed oscillation clock

(a) To execute a STOP instruction

<1> Setting of peripheral hardware

Stop peripheral hardware that cannot be used in the STOP mode (for peripheral hardware that cannot be used in STOP mode, refer to **CHAPTER 19 STANDBY FUNCTION**).

<2> Setting the X1 clock oscillation stabilization time after standby release

When the CPU is operating on the X1 clock, set the value of the OSTS register before the STOP instruction is executed. To operate the CPU immediately after the STOP mode has been released, set MCM0 to 0, switch the CPU clock to the internal high-speed oscillation clock, and check that RSTS is 1.

<3> Executing the STOP instruction When the STOP instruction is executed, the system is placed in the STOP mode and internal high-speed oscillation clock is stopped.

(b) To stop internal high-speed oscillation clock by setting RSTOP to 1

<1> Confirming the CPU clock status (PCC and MCM registers)

Confirm with CLS and MCS that the CPU is operating on a clock other than the internal high-speed oscillation clock.

When CLS = 0 and MCS = 0, the internal high-speed oscillation clock is supplied to the CPU, so change the CPU clock to a clock other than the internal high-speed oscillation clock.

• 78K0/KY2-L, 78K0/KA2-L, and 78K0/KB2-L

MCS	CPU Clock Status						
0	Internal high-speed oscillation clock						
1	High-speed system clock						

• 78K0/KC2-L


CLS	MCS	CPU Clock Status						
0	0	Internal high-speed oscillation clock						
0	1	High-speed system clock						
1	×	Subsystem clock						

<2> Stopping the internal high-speed oscillation clock (RCM register) When RSTOP is set to 1, internal high-speed oscillation clock is stopped.

Caution Be sure to confirm that MCS = 1 or CLS = 1 when setting RSTOP to 1. In addition, stop peripheral hardware that is operating on the internal high-speed oscillation clock.

Figure 6-39. Example of Register Settings in Free-Running Timer Mode (2/2)

(d) Prescaler mode register 00 (PRM00)



11: Both edges detection

(e) 16-bit timer counter 00 (TM00)

By reading TM00, the count value can be read.

(f) 16-bit capture/compare register 000 (CR000)

When this register is used as a compare register and when its value matches the count value of TM00, an interrupt signal (INTTM000) is generated. The count value of TM00 is not cleared.

To use this register as a capture register, select either the TI000 or TI010 pin input as a capture trigger. When the valid edge of the capture trigger is detected, the count value of TM00 is stored in CR000.

(g) 16-bit capture/compare register 010 (CR010)


When this register is used as a compare register and when its value matches the count value of TM00, an interrupt signal (INTTM010) is generated. The count value of TM00 is not cleared.

When this register is used as a capture register, the TI000 pin input is used as a capture trigger. When the valid edge of the capture trigger is detected, the count value of TM00 is stored in CR010.




Figure 6-52. Example of Register Settings for Pulse Width Measurement (1/2)

(a) 16-bit timer mode control register 00 (TMC00)




(b) Capture/compare control register 00 (CRC00)



(c) 16-bit timer output control register 00 (TOC00)

_		OSPT00	OSPE00	TOC004	LVS00	LVR00	TOC001	TOE00
	0	0	0	0	0	0	0	0

(d) Prescaler mode register 00 (PRM00)





Symbol	<7>	6	5	4	<3>	<2>	1	<0>							
TMC50	TCE50	TMC506	0	0	LVS50	LVR50	TMC501	TOE50							
	TCE50			TMEO	ount operation	apatral									
		After startin													
	0		-	operation disa	bled (counter	stopped)									
	1	Count opera	Count operation start												
	TMC506		TM50 operating mode selection												
	0	Mode in whi	Mode in which clear & start occurs on a match between TM50 and CR50												
	1	PWM (free-	PWM (free-running) mode												
		T													
	LVS50	LVR50	VR50 Timer output F/F status setting												
	0	0	No change												
	0	1	Timer output F/F clear (0) (default value of TO50 output: low level)												
	1	0 Timer output F/F set (1) (default value of TO50 output: high level)													
	1	1	1 Setting prohibited												
	TMC501	In of	her modes (T	MC506 = 0)		In PWM m	ode (TMC506	= 1)							
			Timer F/F c	ontrol		Active level selection									
	0	Inversion op	eration disab	led	Active	Active-high									
	1	Inversion op	eration enabl	ed	Active	Active-low									
	TOFFO			T:-											
	TOE50 0	Output disa	alad (TOE0 or		ner output cor	itroi									
	1		bled (TO50 ou		/ei)										
	1	Output enat	Jieu												
te Bits 2	and 3 are w	rite-only													
Dito 2		nto only.													
utions 1.	. The settin	gs of LVS5	0 and LVR5	0 are valid	n other that	n PWM moo	le.								

Figure 7-9. Format of 8-Bit Timer Mode Control Register 50 (TMC50) (78K0/KB2-L, 78K0/KC2-L Only)

- <2> Set TOE50 to enable output:
 - Timer output enable
- <3> Set LVS50, LVR50 (refer to Caution 1): Timer F/F setting <4> Set TCE50
- 3. When TCE50 = 1, setting the other bits of TMC50 is prohibited.
- 4. The actual TO50/TI50/P17 pin output is determined depending on PM17 and P17 besides TO50 output.

Remarks 1. In PWM mode, PWM output is made inactive by clearing TCE50 to 0.

- 2. If LVS50 and LVR50 are read, the value is 0.
- 3. The values of the TMC506, LVS50, LVR50, TMC501, and TOE50 bits are reflected at the TO50 output regardless of the value of TCE50.

Figure 14-19 shows the timing of starting continuous transmission, and Figure 14-20 shows the timing of ending continuous transmission.




Figure 14-19. Timing of Starting Continuous Transmission

Note When ASIF6 is read, there is a period in which TXBF6 and TXSF6 = 1, 1. Therefore, judge whether writing is enabled using only the TXBF6 bit.

Remark TxD6: TxD6 pin (output)

INTST6: Interrupt request signal


- TXB6: Transmit buffer register 6
- TXS6: Transmit shift register 6
- ASIF6: Asynchronous serial interface transmission status register 6
- TXBF6: Bit 1 of ASIF6
- TXSF6: Bit 0 of ASIF6



(5) Data frame length during continuous transmission

When data is continuously transmitted, the data frame length from a stop bit to the next start bit is extended by two clocks of base clock from the normal value. However, the result of communication is not affected because the timing is initialized on the reception side when the start bit is detected.

Figure 14-28. Data Frame Length During Continuous Transmission



Where the 1-bit data length is FL, the stop bit length is FLstp, and base clock frequency is fxclk6, the following expression is satisfied.

FLstp = FL + 2/fxclk6

Therefore, the data frame length during continuous transmission is:

Data frame length = $11 \times FL + 2/f_{XCLK6}$



l	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	_				
.0	IICE0	LREL0	WREL0	SPIE0	WTIM0	ACKE0	STT0	SPT0					
Γ	IICE0				l ² C op	eration enabl	e						
	0	Stop operat	tion. Reset th	ne IICA statu	us register 0	(IICAS0) ^{Note 1} .	Stop intern	al operation.					
	1	Enable ope	ration.										
E	Be sure to	set this bit (1) while the SC	CLA0 and SI	DLA0 lines a	re at high lev	el.						
(Condition for clearing (IICE0 = 0) Condition for setting (IICE0 = 1)												
	Cleared bReset	by instruction			•	Set by instru	ction						
	LREL0 ^{Note s 2,3}		Exit from communications										
	0	Normal ope	eration										
		Its uses inc The SCLAC	This exits from the current communications and sets standby mode. This setting is automatically cleared to 0 after being executed. Its uses include cases in which a locally irrelevant extension code has been received. The SCLA0 and SDAA0 lines are set to high impedance. The following flags of IICA control register 0 (IICACTL0) and IICA status register 0 (IICAS0) are cleared to 0. • STT0 • SPT0 • MSTS0 • EXC0 • COI0 • TRC0 • ACKD0 • STD0										
	The standl conditions	by mode follo							mmunications en				
•	conditions • After a st • An addre	by mode follo are met. op condition i	owing exit fro is detected, re extension cod	om commun estart is in m	nications rem naster mode. occurs after	nains in effec	et until the f	ollowing cor	mmunications en				
	conditions • After a st • An addre Condition f	by mode follo are met. op condition i ss match or e or clearing (L	owing exit fro is detected, re extension cod	om commun estart is in m e reception	aster mode. occurs after	nains in effect	et until the f dition. etting (LREL	ollowing cor	mmunications en				
() () ()	conditions • After a st • An addre Condition f • Automation	by mode follo are met. op condition i ss match or e or clearing (L cally cleared	owing exit fro is detected, re extension cod REL0 = 0)	om commun estart is in m e reception	aster mode. occurs after C	the start condition for s	et until the f dition. etting (LREL	ollowing cor	nmunications en				
() () ()	conditions • After a st • An addre Condition f • Automati • Reset	by mode follo are met. op condition i ss match or e or clearing (L cally cleared	owing exit fro is detected, re extension cod REL0 = 0) after executio	om commun estart is in m e reception	aster mode. occurs after C	the start cond condition for s Set by instru	et until the f dition. etting (LREL	ollowing cor	mmunications en				
() () ()	conditions • After a st • An addre Condition f • Automati • Reset WREL0 ^{Ndes2.3}	by mode follo are met. op condition i ss match or e for clearing (L cally cleared	owing exit fro is detected, re extension cod REL0 = 0) after executio	om commun estart is in m e reception on	aster mode. occurs after C • Wait	the start condition for s Set by instru-	at until the f dition. etting (LREL ction	ollowing cor	nmunications en				
(, , , , , , , , , , , , , , , , , , ,	conditions • After a st • An addre Condition f • Automati • Reset WREL0 ^{Notes23} 0 1 When WRF	by mode follo are met. op condition is ss match or e for clearing (L cally cleared Do not can Cancel wait EL0 is set (wa	owing exit fro is detected, re extension cod REL0 = 0) after execution cel wait t. This setting	om commun estart is in m e reception on g is automat during the w	ications rem haster mode. occurs after C C • Wait ically cleared ait period at	the start condition for s Set by instru- cancellation d after wait is the ninth cloo	at until the f dition. etting (LREL ction	ollowing cor _0 = 1)	ion status (TRC0				
	conditions • After a st • An addre Condition f • Automation • Reset WREL0 ^{Notes2.3} 0 1 When WRH 1), the SD/	by mode follo are met. op condition is ss match or e for clearing (L cally cleared Do not can Cancel wait EL0 is set (wa	owing exit fro is detected, re extension cod .REL0 = 0) after execution cel wait t. This setting ait canceled) of s into the high	om commun estart is in m e reception on g is automat during the w	ications rem haster mode. occurs after C C • • Wait ically cleared ait period at state (TRCC	the start condition for s Set by instru- cancellation d after wait is the ninth cloo	t until the f dition. etting (LREL ction canceled. ck pulse in th	ollowing cor _0 = 1) ne transmiss					
	conditions • After a st • An addre Condition f • Automati • Reset WREL0 ^{Notes2,3} 0 1 When WRF 1), the SD/ Condition f	by mode follo are met. op condition is ss match or e for clearing (L cally cleared Do not can Cancel wait EL0 is set (wat AA0 line goes or clearing (V	owing exit fro is detected, re extension cod .REL0 = 0) after execution cel wait t. This setting ait canceled) of s into the high	om commun estart is in m e reception on g is automat during the w impedance	ications rem haster mode. occurs after C C • • Wait ically cleared ait period at state (TRCC	the start condition for s Set by instru- concellation d after wait is the ninth cloo 0 = 0).	t until the f dition. etting (LREL ction canceled. ck pulse in th etting (WRE	ollowing cor _0 = 1) ne transmiss					
	conditions • After a st • An addre Condition f • Automati • Reset WREL0 ^{Nutes23} 0 1 When WRI 1), the SD/ Condition f • Automati • Reset Notes 1.	by mode follo are met. op condition is ss match or e for clearing (L cally cleared Do not can Cancel wai EL0 is set (wa AA0 line goes for clearing (V cally cleared The IICAS bits of the	owing exit fro is detected, re extension cod REL0 = 0) after execution cel wait t. This setting ait canceled) of s into the high VREL0 = 0) after execution 0 register, t IICACTL1 re	om commun estart is in m e reception on g is automat during the w impedance on he STCF a egister are	ications rem haster mode. occurs after C C Vait ically cleared rait period at state (TRCC C C and IICBSN reset.	the start condition for s Set by instru- cancellation d after wait is the ninth cloo 0 = 0. Sondition for s Set by instru-	t until the f dition. etting (LREL ction canceled. ck pulse in th etting (WRE ction e IICAF0 re	ollowing cor _0 = 1) he transmiss iL0 = 1)					
	conditions • After a st • An addre Condition f • Automati • Reset WREL0 ^{Notes23} 0 1 When WRH 1), the SD/ Condition f • Automati • Reset Notes 1. 2.	by mode follo are met. op condition is ss match or e for clearing (L cally cleared Do not cand Cancel wait EL0 is set (wat AA0 line goes for clearing (V cally cleared The IICAS bits of the line signals	owing exit fro is detected, re extension cod REL0 = 0) after execution cel wait t. This setting ait canceled) of s into the high VREL0 = 0) after execution 0 register, t	pm commun estart is in m e reception on g is automat during the w impedance on he STCF a egister are its are inva	ically cleared attack (TRCC) and IICBS) reset.	the start condition for s Set by instru- condition for s Set by instru- cancellation d after wait is the ninth cloo 0 = 0). Condition for s Set by instru- f bits of the e IICE0 bit is	t until the f dition. etting (LREL ction canceled. ck pulse in th etting (WRE ction IICAF0 re s 0.	ollowing cor _0 = 1) he transmiss iL0 = 1)	ion status (TRC0				

Figure 15-5. Format of IICA Control Register 0 (IICACTL0) (1/4)


Caution If the operation of I^2C is enabled (IICE0 = 1) when the SCLA0 line is high level, the SDAA0 line is low level, and the digital filter is turned on (DFC0 of the IICACTL1 register = 1), a start condition will be inadvertently detected immediately. In this case, set (1) the LREL0 bit by using a 1-bit memory manipulation instruction immediately after enabling operation of I^2C (IICE0 = 1).

(b) When arbitration loss occurs during transmission of extension code

ST AD	6 to AD0	R/W	ACK	D7 to D0	ACK	D7 to D0	ACK	SP
			1					
▲1: IICAS Sets LRE △2: IICAS Remark	L0 = 1 by 0 = 0000 ▲: Alw △: Ger	v softwa 00001E vays ge	are 3 enerated d only w	l /hen SPIE0 =	1			

(c) When arbitration loss occurs during transmission of data

(i) When WTIM0 = 0






(ii) When WTIM0 = 1


		_			11		11		٦
ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	D7 to D0	ACK	SP	
			▲1			2		Δ	∆3
▲ 1: II	CAS0 = 1000	1110B	}						
▲ 2: II	CAS0 = 0100	0100E	3						
∆ 3 : II	CAS0 = 0000	0001E	3						
Rema	n rk ≜ : Alwa	ays ge	enerated	b					
	∆: Ger	nerated	d only v	when SPIE0 =	1				

(d) When loss occurs due to restart condition during data transfer


(i) Not extension code (Example: unmatches with SVA0)







(1) Start condition ~ address



Notes 1. To cancel master wait, write "FFH" to IICA or set WREL0.


2. Write data to IICA, not setting WREL0, in order to cancel a wait state during slave transmission.

PM0, PM1, PM3, PM4, PM6, and PM12 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets these registers to FFH.

<R>

Figure 16-9. Format of Port Mode Register 0 (PM0)

Address: FF20H After reset: FFH R/W



Notes 1. 32-pin products only

- **2.** 25-pin products only
- **Remark** The figure shown above presents the format of port mode register 1 of the 78K0/KB2-L and 78K0/KA2-L (25, 32-pin products).

Figure 16-10. Format of Port Mode Register 1 (PM1)

Address:	FF21H A	fter reset: FI	H R/W					
Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10

	PM1n	P1n pin I/O mode selection (n = 0 to 7)					
	0	Output mode (output buffer on)					
1	1	Input mode (output buffer off)					

Remark The figure shown above presents the format of port mode register 1 of the 78K0/KB2-L and 78K0/KC2-L.

<R>

Figure 16-11. Format of Port Mode Register 3 (PM3)

Address: FF23H After reset: FFH R/W Symbol 6 5 2 0 7 4 3 1 РМ3 PM37 PM36 PM35 PM34 PM33 PM32 PM31 PM30

PM3n	P3n pin I/O mode selection (n = 0 to 7)				
0	Output mode (output buffer on)				
1	Input mode (output buffer off)				

Remark The figure shown above presents the format of port mode register 1 of the 78K0/KB2-L and 78K0/KA2-L (25, 32-pin products).



<R>

Figure 17-6. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H) (40-pin products of 78K0/KC2-L)

Address: FF	E0H After r	eset: 00H R/	W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0L	SREIF6	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF
Address: FF	EIH Atter r	eset: 00H I	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0H	TMIF010	TMIF000	TMIF50	TMIFH0	TMIFH1	CSIIF10	STIF6	SRIF6
Address: FF	E2H After r	eset: 00H I	R/W					
Symbol	7	6	<5>	<4>	<3>	<2>	1	<0>
IF1L	0	0	RTCIF	KRIF	TMIF51	RTCIIF	0	ADIF
Address: FF	E3H After r	eset: 00H I	R/W					
Symbol	7	6	5	<4>	<3>	<2>	<1>	<0>
IF1H	0	0	0	PIF11	PIF10	PIF9	CSIIF11	IICAIF0
		-						
	XXIFX			Inte	rrupt request	flag		
	0	No interrupt	request signa	l is generated				
	1 Interrupt request is generated, interrupt request status							

Caution Be sure to clear bits 1, 6, and 7 of IF1L, and bits 5 to 7 of IF1H to 0.



27.2 Operation List

Instruction	Mnemonic	Onerende	Bytes	Clocks		Operation	ľ	Flag
Group		Operands		Note 1	Note 2	Operation	Z	AC CY
8-bit data	MOV	r, #byte	2	4	-	r ← byte		
transfer		saddr, #byte	3	6	7	$(saddr) \leftarrow byte$		
		sfr, #byte	3	-	7	$sfr \leftarrow byte$		
		A, r	1	2	-	A ← r		
		r, A Note 3	1	2	-	$r \leftarrow A$		
		A, saddr	2	4	5	$A \leftarrow (saddr)$		
		saddr, A	2	4	5	$(saddr) \leftarrow A$		
		A, sfr	2	-	5	A ← sfr		
		sfr, A	2	-	5	sfr ← A		
		A, !addr16	3	8	9	$A \leftarrow (addr16)$		
		!addr16, A	3	8	9	$(addr16) \leftarrow A$		
		PSW, #byte	3	-	7	$PSW \leftarrow byte$	×	× ×
		A, PSW	2	-	5	A ← PSW		
		PSW, A	2	-	5	$PSW \leftarrow A$	×	× ×
		A, [DE]	1	4	5	$A \leftarrow (DE)$		
		[DE], A	1	4	5	$(DE) \leftarrow A$		
		A, [HL]	1	4	5	$A \leftarrow (HL)$		
		[HL], A	1	4	5	$(HL) \leftarrow A$		
		A, [HL + byte]	2	8	9	A ← (HL + byte)		
		[HL + byte], A	2	8	9	(HL + byte) ← A		
		A, [HL + B]	1	6	7	$A \leftarrow (HL + B)$		
		[HL + B], A	1	6	7	$(HL + B) \leftarrow A$		
		A, [HL + C]	1	6	7	$A \leftarrow (HL + C)$		
		[HL + C], A	1	6	7	$(HL + C) \leftarrow A$		
	хсн	A, r	1	2	-	$A \leftrightarrow r$		
		A, saddr	2	4	6	$A \leftrightarrow (saddr)$		
		A, sfr	2	-	6	$A \leftrightarrow (sfr)$		
		A, !addr16	3	8	10	$A \leftrightarrow (addr16)$		
		A, [DE]	1	4	6	$A \leftrightarrow (DE)$		
		A, [HL]	1	4	6	$A \leftrightarrow (HL)$		
		A, [HL + byte]	2	8	10	$A \leftrightarrow (HL + byte)$		
		A, [HL + B]	2	8	10	$A \leftrightarrow (HL + B)$		
		A, [HL + C]	2	8	10	$A \leftrightarrow (HL + C)$		

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access

2. When an area except the internal high-speed RAM area is accessed

3. Except "r = A"

- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
 - 2. This clock cycle applies to the internal ROM program.

29.2 78K0/KA2-L


• μPD78F0560MC-CAA-AX, 78F0561MC-CAA-AX, 78F0562MC-CAA-AX, 78F0565MC-CAA-AX, 78F0566MC-CAA-AX, 78F0567MC-CAA-AX

S


NS


 \bigcirc

20-PIN PLASTIC SSOP (7.62 mm (300))



detail of lead end





NOTE

Е

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

С

 $D \oplus M \otimes$

	(UNIT:mm)
ITEM	DIMENSIONS
А	6.50±0.10
В	0.325
С	0.65 (T.P.)
D	$0.22\substack{+0.10 \\ -0.05}$
Е	0.10±0.05
F	1.30±0.10
G	1.20
Н	8.10±0.20
I	6.10±0.10
J	1.00±0.20
К	$0.15\substack{+0.05 \\ -0.01}$
L	0.50
М	0.13
N	0.10
Р	3° ^{+5°} -3°
Т	0.25(T.P)
U	0.60±0.15
V	0.25 MAX.
W	0.15 MAX.
	P20MC-65-CAA



Page	Description	Classificatio
CHAPTER 12	A/D CONVERTER	
o.421	Change of Table 12-8. Setting Functions of P70/ANI8 to P72/ANI10 Pins	(d)
o.433	Change of mode name in Table 12-9. Resistance and Capacitance Values of Equivalent Circuit (Reference Values)	(c)
CHAPTER 13	OPERATIONAL AMPLIFIERS	
o.435	Change of Figure 13-1. Block Diagram of Operational Amplifier	(c)
.439	Change of Figure 13-6. Format of Analog Input Channel Specification Register (ADS)	(c)
.444	Change of Table 13-5. Setting Functions of P21/ANI1/AMP0OUT/PGAIN Pin	(c)
CHAPTER 16	SERIAL INTERFACES CSI10 AND CSI11	-
0.573	Change of (4) Port mode registers 0, 1, 3, 4, 6, 12 (PM0, PM1, PM3, PM4, PM6, PM12)	(d)
	in 16.3 Registers Controlling Serial Interfaces CSI10 and CSI11	
0.574	Addition of Figure 16-9. Format of Port Mode Register 0 (PM0)	(d)
0.574	Addition of Figure 16-11. Format of Port Mode Register 3 (PM3)	(d)
HAPTER 17	INTERRUPT FUNCTIONS	•
p.592, 593	Change of Table 17-1. Interrupt Source List	(d)
CHAPTER 19	STANDBY FUNCTION	
0.649	Addition of Caution in Table 19-3. Operating Statuses in STOP Mode	(c)
HAPTER 20	RESET FUNCTION	
p.662, 663	Change of Note in Table 20-2. Hardware Statuses After Reset Acknowledgment	(b)
.664	Change of Table 20-3. RESF Status When Reset Request Is Generated	(b)
HAPTER 21	POWER-ON-CLEAR CIRCUIT	
0.668	Change of Figure 21-2. Timing of Generation of Internal Reset Signal by Power-on-Clear Circuit and Low-Voltage Detector (2/2)	(b)
CHAPTER 22	LOW-VOLTAGE DETECTOR	
0.673	Change of Note 1 in Figure 22-2. Format of Low-Voltage Detection Register (LVIM)	(b)
0.675	Change of Note in Figure 22-3. Format of Low-Voltage Detection Level Select Register (LVIS)	(b)
0.676	Change of Remark 1 in 22.4 (1) Used as reset (LVIMD = 1)	(b)
0.680	Change of description in 22.4.1 (1) (b) When LVI default start function enabled is set (LVISTART = 1)	(b)
0.680	Change of Figure 22-6. Timing of Low-Voltage Detector Internal Reset Signal Generation (Bit: LVISEL = 0, Option Byte: LVISTART = 1)	(b)
0.685	Change of description in 22.4.2 (1) (b) When LVI default start function enabled is set (LVISTART = 1)	(b)
0.685	Change of Figure 22-9. Timing of Low-Voltage Detector Interrupt Signal Generation (Bit: LVISEL = 0, Option Byte: LVISTART = 1)	(b)
CHAPTER 23	REGULATOR	
.691	Change of (1) Regulator mode control register (RMC) in 23.2 Register Controlling Regulator	(b)
HAPTER 24	OPTION BYTE	
0.694	Change of (4) 0083H/1083H in 24.1 Functions of Option Bytes	(b)
0.696	Change of description of LVISTART bit in Figure 24-1. Format of Option Byte (2/3)	(b)
0.697	Change of Figure 24-1. Format of Option Byte (3/3)	(b)
0.698	Change of description example of software in 24.2 Format of Option Byte	(b)

Remark "Classification" in the above table classifies revisions as follows.

(a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note, (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

	_	(3/		
Edition	Description	Chapter		
2nd Edition	Modification of Table 12-3 Setting Functions of P10/ANI8/AMP1-, P12/ANI10/AMP1+ Pins	CHAPTER 12 A/D CONVERTER		
	Modification of Table 12-5 Setting Functions of P20/ANI0/AMP0-, P22/ANI2/AMP0+ Pins			
	Deletion of Caution 2 in 12.4.1 Basic operations of A/D converter			
	Modification of description of setting methods and deletion of Caution 2 in 12.4.3 (1) A/D conversion operation			
	Modification of Figure 13-1 Block Diagram of Operational Amplifier	CHAPTER 13 OPERATIONAL AMPLIFIERS		
	Addition of Remark to Figure 13-2 Format of Operational Amplifier 0 Control Register (AMP0M) (Products with Operational Amplifier Only)			
	Modification of Figure 13-4 Format of A/D Port Configuration Register 0 (ADPC0)			
	Modification of Figure 13-5 Format of A/D Port Configuration Register 1 (ADPC1) (78K0/KB2-L and 78K0/KC2-L Only)			
	Modification of Table 13-2 Setting Functions of P10/ANI8/AMP1-, P12/ANI10/AMP1+ Pins			
	Modification of Table 13-4 Setting Functions of P20/ANI0/AMP0-, P22/ANI2/AMP0+ Pins			
	Modification of Remark in Figure 14-4 Block Diagram of Serial Interface UART6	CHAPTER 14 SERIAL INTERFACE UART6		
	Addition of Note 3 to Figure 14-8 Format of Clock Selection Register 6 (CKSR6)			
	Modification of description in 14.3 (8) Port mode register 1 (PM1), port mode register 6 (PM6)			
	Modification of (1) 78K0/KY2-L and 78K0/KA2-L in Table 14-2 Relationship Between Register Settings and Pins			
	Addition of 15.4.2 Setting transfer clock by using IICWL and IICWH registers	CHAPTER 15 SERIAL INTERFACE IICA		
	Modification of the mounted situation in the 78K0/KB2-L and 78K0/KC2-L	CHAPTER 16		
	Modification of description in 16.3 (4) Port mode registers 1, 4, 6, 12 (PM1, PM4, PM6, PM12)	SERIAL INTERFACES		
	Modification of and addition of Notes 3 and 4 to Table 16-3 SO1n Output Status	-		
	Modification of maskable interrupts (internal) in the 78K0/KB2-L and 78K0/KC2-L	CHAPTER 17		
	Modification of Table 17-1 Interrupt Source List (1/2)	INTERRUPT		
	Modification of Table 17-2 Flags Corresponding to Interrupt Request Sources (1/2)	FUNCTIONS		
	Modification of Caution in Figure 17-4 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H) (78K0/KB2-L) to Figure 17-6 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H) (48-pin products of 78K0/KC2-L)			
	Modification of Caution in Figure 17-9 Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H) (78K0/KB2-L) to Figure 17-11 Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H) (48-pin products of 78K0/KC2-L)			

Remark "Classification" in the above table classifies revisions as follows.

(a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note, (d):
Addition/change of package, part number, or management division, (e): Addition/change of related documents

