# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	79
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5604bamll6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Device														
Feature	MPC56 02BxLH	MPC56 02BxLL	MPC56 02BxLQ	MPC56 02CxLH	MPC56 02CxLL	MPC56 03BxLH	MPC56 03BxLL	MPC56 03BxLQ	MPC56 03CxLH	MPC56 03CxLL	MPC56 04BxLH	MPC56 04BxLL	MPC56 04BxLQ	MPC56 04CxLH	MPC56 04CxLL	MPC5604 BxMG
• PWM + IC/OC <sup>4</sup>	10 ch	20 ch	40 ch	10 ch	20 ch	10 ch	20 ch	40 ch	10 ch	20 ch	10 ch	20 ch	40 ch	10 ch	20 ch	40 ch
<ul> <li>IC/OC<sup>4</sup></li> </ul>	_	3 ch	6 ch	_	3 ch	_	3 ch	6 ch	_	3 ch	_	3 ch	6 ch	_	3 ch	6 ch
SCI (LINFlex)		3 <sup>5</sup> 4														
SPI (DSPI)	2		3	2	3	2		3	2	3	2	;	3	2		3
CAN (FlexCAN)		2 <sup>6</sup>		5	6		3 <sup>7</sup>		5	6		37		5		6
l <sup>2</sup> C				1	1	1			1	1	1			1		
32 kHz oscillator									Yes							
GPIO <sup>8</sup>	45	79	123	45	79	45	79	123	45	79	45	79	123	45	79	123
Debug			1					JTAG			1	1			1	Nexus2+
Package	64 LQFP	100 LQFP	144 LQFP	64 LQFP	100 LQFP	64 LQFP	100 LQFP	144 LQFP	64 LQFP	100 LQFP	64 LQFP	100 LQFP	144 LQFP	64 LQFP	100 LQFP	208 MAPBGA <sup>S</sup>

Table 1. MPC5604B/C device comparison<sup>1</sup> (continued)

Feature set dependent on selected peripheral multiplexing—table shows example implementation.

<sup>2</sup> Based on 125 °C ambient operating temperature.

<sup>3</sup> See the eMIOS section of the device reference manual for information on the channel configuration and functions.

<sup>4</sup> IC – Input Capture; OC – Output Compare; PWM – Pulse Width Modulation; MC – Modulus counter.

<sup>5</sup> SCI0, SCI1 and SCI2 are available. SCI3 is not available.

<sup>6</sup> CAN0, CAN1 are available. CAN2, CAN3, CAN4 and CAN5 are not available.

<sup>7</sup> CAN0, CAN3 and either CAN1 or CAN4 are available. CAN2, CAN5 and CAN6 are not available

<sup>8</sup> I/O count based on multiplexing with peripherals.

<sup>9</sup> 208 MAPBGA available only as development package for Nexus2+.

MPC5604B/C Microcontroller Data Sheet, Rev.

14



Figure 2. MPC560xB LQFP 64-pin configuration



Figure 3. MPC560xC LQFP 64-pin configuration

		-					uo		Pin	num	ber	
Port pin	PCR	Alternate function	Function	Peripheral	I/O direction <sup>2</sup>	Pad type	RESET configurati	MPC560xB 64 LQFP	MPC560xC 64 LQFP	100 LQFP	144 LQFP	208 MAPBGA <sup>3</sup>
PB[8]	PCR[24]	AF0 AF1 AF2 AF3 —	GPIO[24] — — ANS[0] OSC32K_XTAL <sup>7</sup>	SIUL — — ADC SXOSC	  -      /O	Ι	Tristate	30	30	39	53	R9
PB[9]	PCR[25]	AF0 AF1 AF2 AF3 —	GPIO[25] — — ANS[1] OSC32K_EXTAL <sup>7</sup>	SIUL — — ADC SXOSC	  -    /0	Η	Tristate	29	29	38	52	Т9
PB[10]	PCR[26]	AF0 AF1 AF2 AF3 —	GPIO[26] — — ANS[2] WKPU[8] <sup>4</sup>	SIUL — — ADC WKPU	I/O — — — — —	J	Tristate	31	31	40	54	P9
PB[11] <sup>8</sup>	PCR[27]	AF0 AF1 AF2 AF3 —	GPIO[27] E0UC[3] — CS0_0 ANS[3]	SIUL eMIOS_0  DSPI_0 ADC	/O  /O  /O 	J	Tristate	38	36	59	81	N13
PB[12]	PCR[28]	AF0 AF1 AF2 AF3 —	GPIO[28] E0UC[4] — CS1_0 ANX[0]	SIUL eMIOS_0 — DSPI_0 ADC	/O  /O — 0 	J	Tristate	39	_	61	83	M16
PB[13]	PCR[29]	AF0 AF1 AF2 AF3 —	GPIO[29] E0UC[5] — CS2_0 ANX[1]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — 0 I	J	Tristate	40	_	63	85	M13
PB[14]	PCR[30]	AF0 AF1 AF2 AF3 —	GPIO[30] E0UC[6] — CS3_0 ANX[2]	SIUL eMIOS_0 — DSPI_0 ADC	/O  /O  	J	Tristate	41	37	65	87	L16

### Table 5. Functional port pin descriptions (continued)

		-					uo		Pin	num	ber	
Port pin	РСК	Alternate function	Function	Peripheral	I/O direction <sup>2</sup>	Pad type	RESET configurati	MPC560xB 64 LQFP	MPC560xC 64 LQFP	100 LQFP	144 LQFP	208 MAPBGA <sup>3</sup>
PB[15]	PCR[31]	AF0 AF1 AF2 AF3 —	GPIO[31] E0UC[7] — CS4_0 ANX[3]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — 0 I	J	Tristate	42	38	67	89	L13
PC[0] <sup>9</sup>	PCR[32]	AF0 AF1 AF2 AF3	GPIO[32] — TDI —	SIUL — JTAGC —	I/O   	М	Input, weak pull-up	59	59	87	126	A8
PC[1] <sup>9</sup>	PCR[33]	AF0 AF1 AF2 AF3	GPIO[33] — TDO <sup>10</sup> —	SIUL — JTAGC —	I/O   0 	М	Tristate	54	54	82	121	C9
PC[2]	PCR[34]	AF0 AF1 AF2 AF3 —	GPIO[34] SCK_1 CAN4TX <sup>11</sup> — EIRQ[5]	SIUL DSPI_1 FlexCAN_4 — SIUL	I/O I/O O I	М	Tristate	50	50	78	117	A11
PC[3]	PCR[35]	AF0 AF1 AF2 AF3 — —	GPIO[35] CS0_1 — CAN1RX CAN4RX <sup>11</sup> EIRQ[6]	SIUL DSPI_1 ADC — FlexCAN_1 FlexCAN_4 SIUL	I/O I/O O I I I I	S	Tristate	49	49	77	116	B11
PC[4]	PCR[36]	AF0 AF1 AF2 AF3 —	GPIO[36] — — SIN_1 CAN3RX <sup>11</sup>	SIUL — — DSPI_1 FlexCAN_3	I/O         	М	Tristate	62	62	92	131	B7
PC[5]	PCR[37]	AF0 AF1 AF2 AF3 —	GPIO[37] SOUT_1 CAN3TX <sup>11</sup> — EIRQ[7]	SIUL DSPI1 FlexCAN_3 — SIUL	I/O O O I	М	Tristate	61	61	91	130	A7
PC[6]	PCR[38]	AF0 AF1 AF2 AF3	GPIO[38] LIN1TX — —	SIUL LINFlex_1 —	I/O O	S	Tristate	16	16	25	36	R2

### Table 5. Functional port pin descriptions (continued)

### 2.8 Electrical characteristics

### 2.9 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid applying any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}$ ). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

### 2.10 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in Table 7 are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table	7.	Parameter	classifications

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

### NOTE

RAM data retention is guaranteed with  $V_{DD_LV}$  not below 1.08 V.

### 2.14 Thermal characteristics

### 2.14.1 Package thermal characteristics

Sym	nbol	С	Parameter	Conditions <sup>2</sup>	Pin count	Value	Unit	
$R_{\theta JA}$	CC	D	Thermal resistance,	Single-layer board - 1s	64	60	°C/W	
			junction-to-ambient natural		100	64		
					144	64		
				Four-layer board - 2s2p	64	42		
					100	51		
					144	49		
$R_{\theta JB}$	CC	D	Thermal resistance,	Single-layer board - 1s	64	24	°C/W	
			junction-to-board*		100	36		
					144	37		
				Four-layer board - 2s2p	64	24		
					100	34		
					144	35		
$R_{\thetaJC}$	CC	D	D	Thermal resistance,	Single-layer board - 1s	64	11	°C/W
			junction-to-case <sup>3</sup>		100	22		
					144	22		
				Four-layer board - 2s2p	64	11		
					100	22		
					144	22		
$\Psi_{JB}$	CC	D	Junction-to-board thermal	Single-layer board - 1s	64	TBD	°C/W	
			characterization parameter, natural convection		100	33		
					144	34		
				Four-layer board - 2s2p	64	TBD		
					100	34		
					144	35		

Table 14. LQFP thermal characteristics<sup>1</sup>

Symbol		c	Parameter	Conditions <sup>1</sup>		Unit		
Gymbo		Ŭ	i arameter	Conditions	Min	Тур	Max	Onic
I <sub>AVGSEG</sub>	SR	D	Sum of all the static I/O	V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0		_	70	mA
			segment	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	—		65	

Table 22. I/O consumption (continued)

Table 23 provides the weight of concurrent switching I/Os.

Due to the dynamic current limitations, the sum of the weight of concurrent switching I/Os on a single segment must not exceed 100% to ensure device functionality.

Supply segment			144/100	LQFP		64 LQFP					
oup	biy segi	inem	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weigl	ht 5 V	Weigh	t 3.3 V
144 LQFP	100 LQFP	64 LQFP <sup>2</sup>		SRC <sup>3</sup> = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
4	4	3	PB[3]	10%	_	12%		10%	_	12%	
			PC[9]	10%	_	12%	_	10%	_	12%	_
		—	PC[14]	9%	—	11%	—	—	_	—	_
		—	PC[15]	9%	13%	11%	12%	_	_	_	_
	_	—	PG[5]	9%	_	11%		_			_
	_	—	PG[4]	9%	12%	10%	11%	_	_	_	_
			PG[3]	9%	_	10%		_	_	_	
4	_	—	PG[2]	8%	12%	10%	10%	_			_
	4	3	PA[2]	8%	_	9%		8%	_	9%	
			PE[0]	8%	_	9%		_	_	_	
		3	PA[1]	7%	_	9%		7%	_	9%	
			PE[1]	7%	10%	8%	9%	_	_	_	
			PE[8]	7%	9%	8%	8%	_	_	_	
		—	PE[9]	6%	—	7%		—	_	—	
		—	PE[10]	6%		7%	—				—
		3	PA[0]	5%	8%	6%	7%	5%	8%	6%	7%
		_	PE[11]	5%		6%					

### Table 23. I/O weight<sup>1</sup>

Cum	Supply segment				144/100	) LQFP			64 L	QFP	
Sup	piy seg	ment	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weig	ht 5 V	Weigh	t 3.3 V
144 LQFP	100 LQFP	64 LQFP <sup>2</sup>		SRC <sup>3</sup> = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
2	2	2	PB[9]	1%	—	1%	—	1%		1%	—
			PB[8]	1%	—	1%	—	1%		1%	—
			PB[10]	6%	—	7%	—	6%		7%	—
		—	PF[0]	6%	—	7%	_	_	_	—	—
		—	PF[1]	7%	—	8%	—			—	—
			PF[2]	7%	—	8%	—	_	_	—	—
			PF[3]	7%	_	9%		_	_	_	_
			PF[4]	8%	—	9%	_	_	_	—	—
			PF[5]	8%	—	10%	—	_	_	—	—
			PF[6]	8%	_	10%		_	_	_	_
			PF[7]	9%	—	10%	—	_	_	—	—
	2		PD[0]	1%	—	1%	—	_	_	—	—
		_	PD[1]	1%	—	1%	_			—	—
			PD[2]	1%	—	1%	—	_	_	—	—
			PD[3]	1%	—	1%	—	_	_	—	—
			PD[4]	1%	—	1%	—	_	_	—	—
			PD[5]	1%	—	1%	—			—	—
			PD[6]	1%	—	1%	—	_	_	—	—
			PD[7]	1%	—	1%	—	_	_	—	—
		_	PD[8]	1%	—	1%	—			—	—
		2	PB[4]	1%	—	1%	—	1%	_	1%	—
			PB[5]	1%	—	1%	—	1%	_	2%	—
			PB[6]	1%	—	1%	—	1%		2%	—
			PB[7]	1%	—	1%	—	1%		2%	—
			PD[9]	1%	—	1%	—	—	—	—	—
		—	PD[10]	1%	—	1%	—	—	—	—	—
		—	PD[11]	1%	—	1%	—	—	—	—	—
		2	PB[11]	11%	—	13%	—	17%	—	21%	—
			PD[12]	11%	—	13%	—	—	—	—	—
		2	PB[12]	11%	—	13%	—	18%	—	21%	—
		—	PD[13]	10%	—	12%				—	—

### Table 23. I/O weight<sup>1</sup> (continued)



Figure 10. Voltage regulator capacitance connection

The internal voltage regulator requires external capacitance ( $C_{REGn}$ ) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

Each decoupling capacitor must be placed between each of the three  $V_{DD_LV}/V_{SS_LV}$  supply pairs to ensure stable voltage (see 2.13, Recommended operating conditions).

The internal voltage regulator requires a controlled slew rate of both  $V_{DD_HV}$  and  $V_{DD_BV}$  as described in Figure 11.

### 2.20.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

- Software recommendations: The software flowchart must include the management of runaway conditions such as:
  - Corrupted program counter
  - Unexpected reset
  - Critical data corruption (control registers...)
- Prequalification trials: Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring.

### 2.20.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC 61967-1 standard, which specifies the general conditions for EMI measurements.

Symbol (		C	Parameter	Conditions		Value			Unit
Cymb		Ŭ	i urumeter	Conditions	Min	Тур	Max	onit	
	SR		Scan range	_	0.150		1000	MHz	
f <sub>CPU</sub>	SR		Operating frequency	—			64	_	MHz
V <sub>DD_LV</sub>	SR		LV operating voltages	_		—	1.28	_	V
S <sub>EMI</sub>	СС	Т	Peak level	$V_{DD} = 5 V, T_A = 25 °C,$ LQFP144 package	No PLL frequency modulation	_	—	18	dBµV
				$f_{OSC} = 8 \text{ MHz/}f_{CPU} = 64 \text{ MHz}$	±2% PLL frequency modulation	_	—	14	dBµV

Table 33. EMI radiated emission measurement<sup>1,2</sup>

<sup>1</sup> EMI testing and I/O port waveforms per IEC 61967-1, -2, -4

<sup>2</sup> For information on conducted emission and susceptibility measurement (norm IEC 61967-4), please contact your local marketing representative.

### 2.20.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.



#### Figure 14. Crystal oscillator and resonator connection scheme

Nominal frequency (MHz)	NDK crystal reference	Crystal equivalent series resistance ESR Ω	Crystal motional capacitance (C <sub>m</sub> ) fF	Crystal motional inductance (L <sub>m</sub> ) mH	Load on xtalin/xtalout C1 = C2 (pF) <sup>1</sup>	Shunt capacitance between xtalout and xtalin C0 <sup>2</sup> (pF)
4	NX8045GB	300	2.68	591.0	21	2.93
8	NX5032GA	300	2.46	160.7	17	3.01
10		150	2.93	86.6	15	2.91
12		120	3.11	56.5	15	2.93
16		120	3.90	25.3	10	3.00

Table 36. Crystal description

<sup>1</sup> The values specified for C1 and C2 are the same as used in simulations. It should be ensured that the testing includes all the parasitics (from the board, probe, crystal, etc.) as the AC / transient behavior depends upon them.

<sup>2</sup> The value of C0 specified here includes 2 pF additional capacitance for parasitics (to be seen with bond-pads, package, etc.).

- <sup>2</sup> This is the recommended range of load capacitance at OSC32K\_XTAL and OSC32K\_EXTAL with respect to ground. It includes all the parasitics due to board traces, crystal and package.
- <sup>3</sup> Maximum ESR ( $R_m$ ) of the crystal is 50 k $\Omega$
- <sup>4</sup> C0 includes a parasitic capacitance of 2.0 pF between OSC32K\_XTAL and OSC32K\_EXTAL pins



Figure 18. Slow external crystal oscillator (32 kHz) timing diagram

Symbol		<b>ر</b>	Parameter	Conditions <sup>1</sup>	Value			Unit
		C		Conditions	Min	Тур	Max	
f <sub>SXOSC</sub>	SR	—	Slow external crystal oscillator frequency	_	32	32.768	40	kHz
V <sub>SXOSC</sub>	СС	Т	Oscillation amplitude	_	_	2.1	_	V
I <sub>SXOSCBIAS</sub>	СС	Т	Oscillation bias current	—	_	2.5		μA
I <sub>SXOSC</sub>	СС	Т	Slow external crystal oscillator consumption	_	_	—	8	μA
T <sub>SXOSCSU</sub>	СС	Т	Slow external crystal oscillator start-up time	—		—	2 <sup>2</sup>	S

Table 39. Slow external crystal oscillator (32 kHz) electrical characteristics

<sup>1</sup>  $V_{DD} = 3.3 V \pm 10\% / 5.0 V \pm 10\%$ ,  $T_A = -40$  to 125 °C, unless otherwise specified. Values are specified for no neighbor GPIO pin activity. If oscillator is enabled (OSC32K\_XTAL and OSC32K\_EXTAL pins), neighboring pins should not toggle.

<sup>2</sup> Start-up time has been measured with EPSON TOYOCOM MC306 crystal. Variation may be seen with other crystal.

### 2.23 FMPLL electrical characteristics

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

Package characteristics



Figure 36. 64 LQFP package mechanical drawing (2 of 3)

MPC5604B/C Microcontroller Data Sheet, Rev. 14

### Package characteristics

	MECHANICAL OUTLINES DICTIONARY		DOCUMENT NO: 98ASS23234W					
TIPECSCAIE     Somiconductor     FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.			PAGE:	8	340F			
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE	THIS DRAWING	REV:	E	Ξ			
NOTES:								
1. DIMENSIONS ARE IN MI	LLIMETERS.							
2. DIMENSIONING AND TOL	ERANCING PER	ASME Y14.5M-19	994.					
3. DATUMS A, B AND D TO	) BE DETERMINE	D AT DATUM PLA	NE H.					
A DIMENSIONS TO BE DET	FERMINED AT SE	ATING PLANE C.						
THIS DIMENSION DOES PROTRUSION SHALL NOT BY MORE THAN 0.08 mm LOCATED ON THE LOWEF PROTRUSION AND ADJAC	NOT INCLUDE D CAUSE THE LE AT MAXIMUM M RADIUS OR TH CENT LEAD SHAL	AMBAR PROTRUSI AD WIDTH TO EX ATERIAL CONDIT E FOOT. MINIMU L NOT BE LESS	ION. ALI (CEED TH IION. D) JM SPACI THAN 0.	LOWABLE HE UPPE AMBAR C E BETWE 07 mm.	DAMBAR R LIMIT ANNOT BE EN			
THIS DIMENSION DOES IS 0.25 mm PER SIDE. DIMENSION INCLUDING	NOT INCLUDE M THIS DIMENSI MOLD MISMATCH	OLD PROTRUSION ON IS MAXIMUM	N. ALLOWA Plastic	ABLE PR C BODY	OTRUSION SIZE			
A EXACT SHAPE OF EACH	CORNER IS OPT	IONAL.						
A THESE DIMENSIONS APP	PLY TO THE FLA FROM THE LEAD	T SECTION OF 1 TIP.	THE LEAD	D BETWE	EN			
TITLE: 641 D L OFP.		CASE NUMBER: 8	340F-02					
10 X 10 X 1.4	PKG,	STANDARD: JEDE	EC MS-026 BCD					
0.5 PITCH, CASE (	DUTLINE	PACKAGE CODE:	8426	SHEET:	3			

### Figure 37. 64 LQFP package mechanical drawing (3 of 3)

MPC5604B/C Microcontroller Data Sheet, Rev. 14

### Package characteristics

	MECHANICAL OUTLINES	DOCUMENT NO: 98ASS23308W						
	DICTIONARY		PAGE:	983				
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITOR'. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE	THIS DRAWING	REV:	Н				
NOTES:								
1. ALL DIMENSIONS ARE IN MILLIMETERS.								
2. INTERPRET DIMENSIONS AND	TOLERANCES PER	ASME Y14.5M-1	994.					
3. DATUMS B, C AND D TO BE	DETERMINED AT I	DATUM PLANE H.						
THE TOP PACKAGE BODY SIZ BY A MAXIMUM OF 0.1 MM.	E MAY BE SMALL	ER THAN THE BC	TTOM PA	CKAGE SIZE				
5. DIMENSIONS DO NOT INCLUDE PROTRUSION IS 0.25 mm PE SIZE DIMENSIONS INCLUDING	MOLD PROTRUSI R SIDE. THE DIMI MOLD MISMATCH.	ONS. THE MAXIMU ENSIONS ARE MAX	JM ALLOV KIMUM BC	VABLE IDY				
6. DIMENSION DOES NOT INCLUE CAUSE THE LEAD WIDTH TO AND AN ADJACENT LEAD SH	DE DAM BAR PRO EXCEED 0.35. MII IALL BE 0.07 MM.	TRUSION. PROTRU NIMUM SPACE BE	SIONS SH TWEEN PF	IALL NOT ROTRUSION				
7. dimensions are determined	AT THE SEATING	G PLANE, DATUM	Α.					
TITLE:		CASE NUMBER: S	983-02					
100 LEAD LQF		STANDARD: NON	-JEDEC					
$\begin{bmatrix} 14 \\ 14 \end{bmatrix}$	1.4 INIUN	PACKAGE CODE:	8264	SHEET: 3				

### Figure 40. 100 LQFP package mechanical drawing (3 of 3)

MPC5604B/C Microcontroller Data Sheet, Rev. 14

## 4 Ordering information

Figure 45. Commercial product code structure



<sup>1</sup> 208 MAPBGA available only as development package for Nexus2+

# 5 Document revision history

Table 49 summarizes revisions to this document.

### Table 49. Revision history

Revision	Date	Description of Changes
1	04-Apr-2008	Initial release.

Revision	Date	Description of Changes
2 (cont.)	06-Mar-2009	Updated Table 15, Table 16, Table 17, Table 18 and Table 19 Added 2.15.4, Output pin transition times Updated Table 22 Updated Figure 8 Updated Table 24 2.17.1, Voltage regulator electrical characteristics: Amended description of LV_PLL Figure 10: Exchanged position of symbols C <sub>DEC1</sub> and C <sub>DEC2</sub> Updated Table 25 Added Figure 13 Updated Table 26 and Table 27 Updated 2.19, Flash memory electrical characteristics Added 2.20, Electromagnetic compatibility (EMC) characteristics Updated 2.21, Fast external crystal oscillator (4 to 16 MHz) electrical characteristics Updated 2.22, Slow external crystal oscillator (32 kHz) electrical characteristics Updated Table 40, Table 41 and Table 42 Added 2.27, On-chip peripherals Added Table 43 Updated Table 44 Updated Table 47 Added Appendix A, Abbreviations
4	06-Aug-2009	Updated Figure 6 Table 11 • $V_{DD\_ADC}$ : changed min value for "relative to $V_{DD}$ " condition • $V_{IN}$ : changed min value for "relative to $V_{DD}$ " condition • $I_{CORELV}$ : added new row Table 13 • TA C-Grade Part, TJ C-Grade Part, TA V-Grade Part, TJ V-Grade Part, TA M-Grade Part, TJ M-Grade Part: added new rows • Changed capacitance value in footnote Table 20 • MEDIUM configuration: added condition for PAD3V5V = 0 Updated Figure 10 Table 25 • $C_{DEC1}$ : changed min value • $I_{MREG}$ : changed max value • $I_{DD\_BV}$ : added max value • $I_{DD\_BV}$ : added max value • $V_{LVDHV3H}$ : changed max value • $V_{LVDHV3H}$ : changed max value • $V_{LVDHV3H}$ : added max value footnote • Table 39 • $V_{SXOSC}$ : changed typ value • $T_{SXOSC}$ : added max value footnote • Table 40 • $A_{LTJH}$ : added max value • $V_{LV}$

Revision	Date	Description of Changes
5	02-Nov-2009	In the "MPC5604B/C series block summary" table, added a new row. In the "Absolute maximum ratings" table, changed max value of V <sub>DD_BV</sub> , V <sub>DD_ADC</sub> , and V <sub>IN</sub> . In the "Recommended operating conditions (3.3 V)" table, deleted min value of TV <sub>DD</sub> . In the "Reset electrical characteristics" table, changed footnotes 3 and 5. In the "Voltage regulator electrical characteristics" table: • C <sub>REGn</sub> : changed max value. • C <sub>DEC1</sub> : split into 2 rows. • Updated voltage values in footnote 4 In the "Low voltage monitor electrical characteristics" table: • Updated column Conditions. • V <sub>LVDLVCORL</sub> , V <sub>LVDLVBKPL</sub> : changed min/max value. In the "Program and erase specifications" table, added initial max value of T <sub>dwprogram</sub> . In the "Flash module life" table, changed min value for blocks with 100K P/E cycles In the "Flash power supply DC electrical characteristics" table: • IFREAD, IFMOD: added typ value. • Added footnote 1. Added " <i>NVUSRO[WATCHDOG_EN] field description</i> " section. Section 4.18: "ADC electrical characteristics" has been moved up in hierarchy (it was Section 4.18.5). In the "ADC conversion characteristics" table, changed initial max value of R <sub>AD</sub> . In the "On-chip peripherals current consumption" table: • Removed min/max from the heading. • Changed unit of measurement and consequently rounded the values.

### Table 49. Revision history (continued)

Revision Date	Description of Changes
RevisionDate615-Mar-2010	Description of Changes         In the "Introduction" section, relocated a note.         In the "MPC5604B/C device comparison" table, added footnote regarding SCI and CAN.         In the "Absolute maximum ratings" table, removed the min value of V <sub>IN</sub> relative to V <sub>DD</sub> .         In the "Absolute maximum ratings" table, removed the min value of V <sub>IN</sub> relative to V <sub>DD</sub> .         In the "Absolute maximum ratings" table, removed the min value of V <sub>IN</sub> relative to V <sub>DD</sub> .         In the "Accgrade Part, TJ C-Grade Part, TA V-Grade Part, TJ V-Grade Part, TA M-Grade Part, TJ M-Grade Part: added new rows.         • TV <sub>DD</sub> : made single row.         In the "LQFP thermal characteristics" table, added more rows.         Removed "208 MAPBGA thermal characteristics" table.         In the "I/O consumption" table:         • Removed IDYNSEG row.         • Added "I/O weight" table.         In the "Voltage regulator electrical characteristics" table:         • Updated the values.         • Removed IVREGREF and IVREDLVD12.         • Added a note about IDD_BC.         In the "Low voltage monitor electrical characteristics" table:         • Updated VPORH values.         • Updated VPORH values.
	<ul> <li>Updated V<sub>PORH</sub> values.</li> <li>Updated V<sub>LVDLVCORL</sub> value.</li> <li>Entirely updated the "Low voltage power domain electrical characteristics" table.</li> <li>In the "Program and erase specifications" table, inserted T<sub>eslat</sub> row.</li> <li>Entirely updated the "Flash power supply DC electrical characteristics" table.</li> <li>Entirely updated the "Start-up time/Switch-off time" table.</li> <li>In the "Crystal oscillator and resonator connection scheme" figure, relocated a note.</li> <li>In the "Slow external crystal oscillator (32 kHz) electrical characteristics" table:</li> <li>Removed g<sub>mSXOSC</sub> row.</li> <li>Inserted values of I<sub>SXOSCBIAS</sub>.</li> <li>Entirely updated the "Fast internal RC oscillator (16 MHz) electrical characteristics" table.</li> <li>In the "ADC conversion characteristics" table: updated the description of the conditions of t<sub>ADC_PU</sub> and t<sub>ADC_S</sub>.</li> <li>Entirely updated the "DSPI characteristics" table.</li> <li>In the "Orderable part number summary" table, modified some orderable part number.</li> <li>Updated the "Commercial product code structure" figure.</li> <li>Removed the note about the condition from "Flash read access timing" table</li> <li>Removed the notes that assert the values need to be confirmed before validation</li> <li>Exchanged the order of "LQFP 100-pin configuration" and "LQFP 144-pin configuration"</li> </ul>

Revision	Date	Description of Changes
9	16 June 2011	Formatting and minor editorial changes throughout Harmonized oscillator nomenclature Removed all instances of note "All 64 LQFP information is indicative and must be confirmed during silicon validation."
		Device comparison table: changed temperature value in footnote 2 from 105 °C to 125 °C MPC560xB LQFP 64-pin configuration and MPC560xC LQFP 64-pin configuration: renamed pin 6 from VPP_TEST to VSS_HV Removed "Pin Muxing" section; added sections "Pad configuration during reset phases", "Voltage supply pins", "Pad types", "System pins," "Functional ports", and "Nexus 2+
		pins" Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality; updated footnote describing default value of '1' in field descriptions NVUSRO[PAD3V5V] and NVUSRO[OSCILLATOR_MARGIN] Added section "NVUSRO[WATCHDOG_EN] field description"
		Recommended operating conditions (3.3 V) and Recommended operating conditions (5.0 V): updated conditions for ambient and junction temperature characteristics I/O input DC electrical characteristics: updated I <sub>LKG</sub> characteristics Section "I/O pad current specification": removed content referencing the I <sub>DYNSEG</sub> maximum value
		<ul> <li>I/O consumption: replaced instances of "Root medium square" with "Root mean square"</li> <li>I/O weight: replaced instances of bit "SRE" with "SRC"; added pads PH[9] and PH[10]; added supply segments; removed weight values in 64-pin LQFP for pads that do not exist in that package</li> </ul>
		Reset electrical characteristics: updated parameter classification for II <sub>WPU</sub> I Updated Voltage regulator electrical characteristics Section "Low voltage detector electrical characteristics": changed title (was "Voltage monitor electrical characteristics"); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Low voltage detector"; updated values for V <sub>LVDLVBKPL</sub> and V <sub>LVDLVCORL</sub> ; replaced "LVD_DIGBKP" with "LVDLVBKP" in note Updated section "Power consumption"
		<ul> <li>Fast external crystal oscillator (4 to 16 MHz) electrical characteristics: updated parameter classification for V<sub>FXOSCOP</sub></li> <li>Crystal oscillator and resonator connection scheme: added footnote about possibility of adding a series resistor</li> <li>Slow external crystal oscillator (32 kHz) electrical characteristics: updated footnote 1</li> <li>FMPLL electrical characteristics: added short term jitter characteristics; inserted "—" in empty min value cell of the prove</li> </ul>
		Section "Input impedance and ADC accuracy": changed "V <sub>A</sub> /V <sub>A2</sub> " to "V <sub>A2</sub> /V <sub>A</sub> " in Equation 11 ADC input leakage current: updated I <sub>LKG</sub> characteristics ADC conversion characteristics: updated symbols On-chip peripherals current consumption: changed "supply current on "V <sub>DD_HV_ADC</sub> " to "supply current on" V <sub>DD_HV</sub> " in I <sub>DD_HV(FLASH)</sub> row; updated I <sub>DD_HV(PLL)</sub> value—was 3 * f <sub>periph</sub> , is 30 * f <sub>periph</sub> ; updated footnotes DSPI characteristics: added rows t <sub>PCSC</sub> and t <sub>PASC</sub> Added DSPI PCS strobe (PCSS) timing diagram