E·XFI

NXP USA Inc. - MCHC11F1CFNE3R Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	HC11
Core Size	8-Bit
Speed	3MHz
Connectivity	SCI, SPI
Peripherals	POR, WDT
Number of I/O	30
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	4.75V ~ 5.25V
Data Converters	A/D 8x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.21x24.21)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mchc11f1cfne3r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



LIST OF ILLUSTRATIONS

Figure

Title

1-1	MC68HC11F1 Block Diagram1-2
2-1	Pin Assignments for MC68HC11F1 68-Pin PLCC
2-2	Pin Assignments for MC68HC11F1 80-Pin QFP
2-3	External Reset Circuit
2-4	Common Crystal Connections
2-5	External Oscillator Connections
2-6	One Crystal Driving Two MCUs
2-7	4XOUT Signal Driving a Second MCU
3-1	Programming Model
3-2	Stacking Operations
4-1	MC68HC11F1 Memory Map 4-3
4-2	RAM Standby MODB/V _{STBY} Connections
4-3	Address Map for I/O and Program Chip Selects
4-4	Address Map for General-Purpose Chip Select
5-1	Processing Flow Out of Reset (1 of 2)
5-2	Processing Flow Out of Reset (2 of 2)
5-3	Interrupt Priority Resolution (1 of 2)
5-4	Interrupt Priority Resolution (2 of 2)
5-5	Interrupt Source Resolution Within SCI 5-16
7-1	SCI Transmitter Block Diagram7-2
7-2	SCI Receiver Block Diagram7-3
7-3	SCI Baud Rate Generator Block Diagram7-10
7-4	Interrupt Source Resolution Within SCI
8-1	SPI Block Diagram
8-2	SPI Transfer Format
9-1	Timer Clock Divider Chains
9-2	Capture/Compare Block Diagram
9-3	Pulse Accumulator
10-1	A/D Converter Block Diagram 10-2
10-2	Electrical Model of an A/D Input Pin (Sample Mode)
10-3	A/D Conversion Sequence
A-1	Test MethodsA-4
A-2	Timer InputsA-5
A-3	POR External Reset Timing DiagramA-6
A-4	STOP Recovery Timing DiagramA-7
A-5	WAIT Recovery from Interrupt Timing DiagramA-8
A-6	Interrupt Timing DiagramA-9
A-7	Port Read Timing DiagramA-10
A-8	Port Write Timing DiagramA-10
A-9	Expansion Bus TimingA-13
A-10	SPI Master Timing (CPHA = 0)A-15



Mnemonic	Operation	Description	Addressing		Instruction			Condition Codes								
	-	-		Mode	Opcode	0	perand	Cycles	S	Х	н	1	N	Z	V	С
NOP	No operation	No Operation		INH	01		—	2	—	—	-	· —	—	—		· —
ORAA (opr)	OR	$A + M \Rightarrow A$	A	IMM	8A	ii		2	-	—	—	—	Δ	Δ	0	—
	Accumulator		A		9A BA	dd	1	3								
	A (Inclusive)		A	IND.X	AA	ff		4								
			A	IND,Y	18 AA	ff		5								
ORAB (opr)	OR	$B + M \Rightarrow B$	В	IMM	CA	ii		2	-	—	—	—	Δ	Δ	0	_
	Accumulator		В	DIR	DA	dd	1	3								
	B (Inclusive)		В	EXT	FA	hh	n II	4								
			В			IT ff		4								
PSHA	Push A onto	$A \rightarrow Stk SP - SP - 1$	Δ	IND, I	10 LA 36			3	_	_	_	_	-	_		
	Stack		~					0								
PSHB	Push B onto Stack	$B \Rightarrow Stk, SP = SP - 1$	В	INH	37		—	3	-	_	_	_	-	_	_	-
PSHX	Push X onto	$IX \Rightarrow Stk, SP = SP - 2$		INH	3C		_	4	—	—	—	—	-	—	_	—
	Stack (Lo															
	First)				40 00			-								
P301	Stack (Lo	$11 \Rightarrow 516, 5P = 5P - 2$			10 30		_	Э	_	_	_	_	-	_	_	_
	First)															
PULA	Pull A from	$SP = SP + 1, A \leftarrow Stk$	A	INH	32		_	4	-	_	_	_	-	_	_	—
PULB	Pull B from	SP-SP+1 B - Stk	B	INH	33	_		4	_	_	_	_	-	_		
1 OLD	Stack		D					-								
PULX	Pull X From	$SP = SP + 2, IX \Leftarrow$		INH	38		_	5	-	—	—	—	-	—	—	—
	Stack (Hi	Stk														
	Pull V from				19 29			6								
FULT	Stack (Hi	$Sr = Sr + 2, Tt \leftarrow$ Stk			10 50		_	0	-	_	_	_	_	_	_	_
	First)															
ROL (opr)	Rotate Left			EXT	79	hh	n II	6	-	_	_	_	Δ	Δ	Δ	Δ
		< <u></u>		IND,X	69	ff		6								
		C b7 b0		IND,Y	18 69	tt		/								
ROLA	Rotate Left A		А	INH	49		_	2	-	_				Δ	Δ	Δ
ROLB	Rotate Left B		В	INH	59		_	2	-	_	_	_	Δ	Δ	Δ	Δ
		C b7 b0			70	.							.			
ROR (opr)	Rotate Right		l		76	nn	1	6	-	_				Δ	Δ	Δ
		b7 b0 C		IND.Y	18 66	ff		7								
RORA	Rotate Right A		А	INH	46		_	2	-	_	_	_	Δ	Δ	Δ	Δ
		b7 b0 C	-					_								
RORB	Rotate Right B		в	INH	56		_	2	-	—	_	_		Δ	Δ	Δ
RTI	Return from	See Figure 3–2		INH	3B		_	12	Δ	\downarrow	Δ	Δ	Δ	Δ	Δ	Δ
	Interrupt	5														
RTS	Return from Subroutine	See Figure 3–2		INH	39		_	5	-	_	_	_	-	_	_	_
SBA	Subtract B	$A - B \Rightarrow A$		INH	10		_	2	_	_	_	_	Δ	Δ	Δ	Δ
_	from A				-											
SBCA (opr)	Subtract with	$A - M - C \Rightarrow A$	А	IMM	82	ii		2	-	_	_	_	Δ	Δ	Δ	Δ
	Carry from A		A	DIR	92	dd	1 <u>.</u> .	3								
			A		B2	nn ff	1 11	4								
			A	IND,X	18 A2	ff		5								
SBCB (opr)	Subtract with	$B - M - C \Rightarrow B$	В	IMM	C2	ii		2	_	_	_	_	Δ	Δ	Δ	Δ
	Carry from B		В	DIR	D2	dd	I	3								
			В	EXT	F2	hh	n II	4								
			В		19 E2	IT ff		4								
SEC	Set Carry	$1 \rightarrow C$	Б					2								1
SEL	Set Interrupt	$1 \rightarrow 0$		INH	00		_	2	_	_	_	1	_	_		<u> </u>
	Mask							-				'				
SEV	Set Overflow	$1 \Rightarrow V$		INH	0B		_	2	-	_	_	_	-	_	1	_
	Flag															
STAA (opr)	Store	$A \Rightarrow M$	A	DIR	97	dd	1	3	-	_	_	_		Δ	0	-
	Accumulator		A		Δ7 Δ7	nn ff	1 11	4								
			A	IND,Y	18 A7	ff		5								

Table 3-2 Instruction Set (Sheet 5 of 6)



Mnemonic	Operation	Description	Addressing		Instruction			Condition Codes									
				Mode	Ор	code	Opera	nd	Cycles	S	Х	н	I	Ν	Z	V	С
STAB (opr)	Store	$B \Rightarrow M$	В	DIR		D7	dd		3	—	—	—	· —	Δ	Δ	0	—
	Accumulator		B			F7	nn II ff		4								
			В	IND,Y	18	E7	ff		5								
STD (opr)	Store	$A \Rightarrow M, B \Rightarrow M + 1$		DIR		DD	dd		4	—	_	_	_	Δ	Δ	0	
	Accumulator			EXT		FD	hh ll		5								
				IND,X IND Y	18	ED FD	ff		5								
STOP	Stop Internal			INH		CF			2	_	_	_	_	_	_	_	
	Clocks								_								
STS (opr)	Store Stack	$SP \Rightarrow M : M + 1$		DIR		9F	dd		4	—	—	—	—	Δ	Δ	0	—
	Pointer					BF	hh ll ff		5								
				IND,Y	18	AF	ff		6								
STX (opr)	Store Index	$IX \Rightarrow M : M + 1$		DIR		DF	dd		4	—	_	_	_	Δ	Δ	0	
	Register X			EXT		FF	hh ll		5								
				IND,X	CD	타	ff ff		5								
STY (opr)	Store Index	$IY \Rightarrow M : M + 1$		DIR	18	DF	dd		5	_	_	_	_	Δ	Δ	0	
	Register Y			EXT	18	FF	hh ll		6								
				IND,X	1A	EF	ff		6								
	Subtract	Λ $\Lambda \rightarrow \Lambda$	•		18		Π ::		6						•		_
SOBA (opi)	Memory from	$A - W \Rightarrow A$	A	DIR		80 90	ll dd		2	_	_	_	_		Δ	Δ	Δ
	A		А	EXT		B0	hh ll		4								
			A	IND,X	4.0	A0	ff		4								
	Cubtra at	D M · D	A		18	A0	11 ::		5								_
SOBB (opi)	Memory from	$D - W \Rightarrow D$	A	DIR		D0	n dd		2	_	_	_			Δ	Δ	Δ
	B		A	EXT		F0	hh ll		4								
			Α	IND,X		E0	ff		4								
			A	IND,Y	18	E0	ff		5								
SUBD (opr)	Memory from	$D - M : M + 1 \Rightarrow D$		DIR		83 93	јј кк dd		4	_	_	_	_		Δ	Δ	Δ
	D			EXT		B3	hh ll		6								
				IND,X		A3	ff		6								
014/	0.1			IND,Y	18	A3	ff		7								
SVVI	Interrupt	See Figure 3-2		INH		3F	_		14	—	_	_	1	-	_	_	_
TAB	Transfer A to B	$A \Rightarrow B$		INH		16	_		2	_	_	_	_	Δ	Δ	0	_
TAP	Transfer A to	$A \Rightarrow CCR$		INH		06	_		2	Δ	\downarrow	Δ	Δ	Δ	Δ	Δ	Δ
	CC Register																
TBA	Transfer B to A	$B \Rightarrow A$				17			2	_	_	_	_	Δ	Δ	0	
IESI	Test Modes)	Address Bus Counts		INH		00	_			_	_	_	_	-	_	_	_
TPA	Transfer CC	$CCR \Rightarrow A$		INH		07	_		2	_	_	_	_	_	_	_	
	Register to A																
TST (opr)	Test for Zero	M – 0		EXT		7D	hh ll		6	—	—	—	—		Δ	0	0
	or winus			IND,X IND Y	18	6D 6D	Π ff		6 7								
TSTA	Test A for Zero	A – 0	A	INH		4D	<u> </u>		2	_	_	_	_	Δ	Δ	0	0
	or Minus																
TSTB	Test B for Zero	B – 0	В	INH		5D	—		2	—	—	—	—	Δ	Δ	0	0
Tev	or Minus			INILI		20			2								
154	Stack Pointer	SP + I ⇒ IX				30	_		3	_	_	_	_	-	_	_	_
	to X																
TSY	Transfer	$SP + 1 \Rightarrow IY$		INH	18	30	—		4	—	—	—	—	-	—	—	—
	Stack Pointer																
TXS	Transfer X to	$IX - 1 \Rightarrow SP$		INH		35	<u> </u>		3	_	_	_	_	_	_	_	_
	Stack Pointer								-								
TYS	Transfer Y to	$IY - 1 \Rightarrow SP$		INH	18	35			4	—	_	_	_	-	_	_	-
14/42	Stack Pointer	Otrali D. A MART		16.01.1		~=			**								
VVAI	Wait for	Stack Regs & WAIT		INH		3E	-		**	—	_	_	_	-	_	_	_
XGDX	Exchange D	$IX \Rightarrow D. D \Rightarrow IX$		INH	-	8F	- 1		3	_	_	_	_	-	_	_	_
	with X	. ,		-													
XGDY	Exchange D	$IY \Rightarrow D, D \Rightarrow IY$		INH	18	8F			4	—	_	_	_	-	_	_	-
	with Y																

Table 3-2 Instruction Set (Sheet 6 of 6)

MC68HC11F1 TECHNICAL DATA



ADPU — A/D Power-Up

Refer to SECTION 10 ANALOG-TO-DIGITAL CONVERTER.

0 = A/D system disabled

1 = A/D system power enabled

CSEL — Clock Select

Selects alternate clock source for on-chip EEPROM and A/D charge pumps. On-chip RC clock should be used when E clock falls below 1 MHz. Refer to **SECTION 10 AN-ALOG-TO-DIGITAL CONVERTER**.

0 = A/D and EEPROM use system E clock

1 = A/D and EEPROM use internal RC clock

IRQE — Configure IRQ for Falling Edge-Sensitive Operation

Refer to SECTION 5 RESETS AND INTERRUPTS.

- 0 = Low level-sensitive operation.
- 1 = Falling edge-sensitive only operation.

DLY — Enable Oscillator Start-up Delay

Refer to SECTION 5 RESETS AND INTERRUPTS.

- 0 = The oscillator start-up delay coming out of STOP is bypassed and the MCU resumes processing within about four bus cycles.
- 1 = A delay of approximately 4000 E-clock cycles is imposed as the MCU is started up from the STOP power-saving mode.

CME — Clock Monitor Enable

In order to use both STOP and clock monitor, the CME bit must be written to zero before executing STOP, then written to one after recovering from STOP. Refer to **SEC-TION 5 RESETS AND INTERRUPTS**.

- 0 = Clock monitor disabled
- 1 = Clock monitor enabled

FCME — Force Clock Monitor Enable

When FCME equals one, slow or stopped clocks will cause a clock failure reset. To use STOP mode, FCME must always equal zero. Refer to **SECTION 5 RESETS AND INTERRUPTS**.

0 = Clock monitor follows state of CME bit

1 = Clock monitor enabled and cannot be disabled until next reset

CR[1:0] — COP Timer Rate Select Bits

These control bits determine a scaling factor for the watchdog timer. Refer to **SEC-TION 5 RESETS AND INTERRUPTS**.

4.3.2.4 OPT2 Register

The system configuration options 2 register (OPT2) controls three additional system options.



Semiconductor, Inc

٩

eescal

Table 4-7	EEPROM	Erase I	Mode	Control

BYTE	ROW	Action
0	0	Bulk Erase (All 512 Bytes)
0	1	Row Erase (16 Bytes)
1	0	Byte Erase
1	1	Byte Erase

ERASE — Erase/Normal Control for EEPROM

Can be read or written any time.

0 = Normal read or program mode

1 = Erase mode

EELAT — EEPROM Latch Control

Can be read or written any time. When EELAT equals one, writes to EEPROM cause address and data to be latched.

0 = EEPROM address and data bus configured for normal reads

1 = EEPROM address and data bus configured for programming or erasing

EEPGM — EEPROM Program Command

Can be read any time. Can only be written while EELAT = 1.

- 0 = Program or erase voltage switched off to EEPROM array
- 1 = Program or erase voltage switched on to EEPROM array

4.4.3 CONFIG Register Programming

Because the CONFIG register is implemented with EEPROM cells, use EEPROM procedures to erase and program this register. The procedure for programming is the same as for programming a byte in the EEPROM array, except that the CONFIG register address is used. CONFIG can be programmed or erased (including byte erase) while the MCU is operating in any mode, provided that PTCON in BPROT is clear. To change the value in the CONFIG register, complete the following procedure. Do not initiate a reset until the procedure is complete. The new value will not take effect until after the next reset sequence.

- 1. Erase the CONFIG register.
- 2. Program the new value to the CONFIG address.
- 3. Initiate reset.

CONFIG — System Configuration Register

Bit 7 6 5 4 3 2 1 Bit 0 EE2 EE1 EE0 NOCOP EEON EE3 ____ ____ 1 Ρ 1 RESET: 1 1 1 1 1 Single Chip 1 1 P(L) 1 1 1 1 1 Bootstrap Р Ρ Р Р 1 Ρ 1 Р Expanded Р Р Ρ Ρ 1 P(L) 1 0 Special Test

P indicates a previously programmed bit. P(L) indicates that the bit resets to the logic level held in the EEPROM bit prior to reset, but the function of COP is controlled by DISR bit in TEST1 register.

TECHNICAL DATA

OPERATING MODES AND ON-CHIP MEMORY

For More Information On This Product, Go to: www.freescale.com \$103F



Semiconductor, Inc.

reescale

Bit 7	6	5	4	3	2	1	Bit 0	
IO1EN	I IO1PL	IO2EN	IO2PL	GCSPR	PCSEN*	PSIZA	PSIZB]
RESET: 0	0	0	0	0		0	0	
*PCSEN is set o	ut of reset in e	xpanded mo	odes and cl	eared in sing	gle-chip moo	les.		
IO1EN — I/O CI 0 = CSIO 1 = CSIO	hip Select ? 1 is disable 1 is enable	1 Enable ed and pe ed and us	ort G bit ses port (5 is gene G bit 5.	ral-purpo	ose I/O.		
IO1PL — I/O Ch 0 = CSIO 1 = CSIO	hip Select 1 1 active lov 1 active hig	Polarity w gh	Select					
IO2EN — I/O CI 0 = CSIO 1 = CSIO	hip Select 2 2 is disable 2 is enable	2 Enable ed and pe ed and us	ort G bit ses port (4 is gene G bit 4.	ral-purpo	ose I/O.		
IO2PL — I/O Ch 0 = CSIO 1 = CSIO	hip Select 2 2 active lov 2 active hig	? Polarity w gh	Select					
GCSPR — Gen 0 = Progr 1 = Gene	eral-Purpos am chip se ral-purpose	se Chip S elect has e chip se	Select Pr priority c lect has	riority over gene priority o	ral-purpo ver progra	ose chip s am chip s	select select	
PCSEN — Prog This bit is se 0 = CSPF 1 = CSPF	ram Chip S t out of res ROG disab ROG enabl	Select En et in exp led and p ed out of	able anded m oort G bit reset ar	odes and 7 availat nd uses p	l cleared ble as gei ort G bit ⁻	in single neral-pur 7 pin	-chip mo pose I/O	des.
	– Program	Chip Se	lect Size	(A or B)				
PSIZA, PSIZB –		-						
PSIZA, PSIZB –		4 a -						
PSIZA, PSIZB -	Table	4-9 Pro	gram Cł	nip Selec	t Size Co	ontrol		

PSIZA	PSIZB	Size (Bytes)	Address Range
0	0	64 K	\$0000-\$FFFF
0	1	32 K	\$8000-\$FFFF
1	0	16 K	\$C000-\$FFFF
1	1	8 K	\$E000-\$FFFF

CSGADR — General-Purpose Chip Select Address Register

\$105E

	Bit 7	6	5	4	3	2	1	Bit 0
	GA15	GA14	GA13	GA12	GA11	GA10	—	—
RESET:	0	0	0	0	0	0	0	0

GA[15:10] — General-Purpose Chip Select Base Address

GA[15:10] correspond to MCU address bits ADDR[15:10] and select the starting address of the general-purpose chip select's address range. Which bits are valid depends upon the size selected by GSIZA-GSIZC in CSGSIZ register. Refer to the following table and to Figure 4-4.

OPERATING MODES AND ON-CHIP MEMORY

TECHNICAL DATA



SECTION 5 RESETS AND INTERRUPTS

Resets and interrupt operations load the program counter with a vector that points to a new location from which instructions are to be fetched. A reset causes the internal control registers to be initialized to a known state. The program counter is loaded with a known starting address and execution of instructions begins. An interrupt temporarily suspends normal program execution while an interrupt service routine is being executed. After an interrupt has been serviced, the main program resumes as if there had been no interruption.

5.1 Resets

There are four possible sources of reset. Power-on reset (POR) and external reset share the normal reset vector. The computer operating properly (COP) reset and the clock monitor reset each has its own vector.

5.1.1 Power-On Reset

A positive transition on V_{DD} generates a power-on reset (POR), which is used only for power-up conditions. POR cannot be used to detect drops in power supply voltages. A 4064 t_{CYC} (internal clock cycle) delay after the oscillator becomes active allows the clock generator to stabilize. If RESET is at logical zero at the end of 4064 t_{CYC} , the CPU remains in the reset condition until RESET goes to logical one.

It is important to protect the MCU during power transitions. To protect data in EE-PROM, M68HC11 systems need an external circuit that holds the RESET pin low whenever V_{DD} is below the minimum operating level. This external voltage level detector, or other external reset circuits, are the usual source of reset in a system. The POR circuit only initializes internal circuitry during cold starts. Refer to Figure 2–3.

5.1.2 External Reset (RESET)

The CPU distinguishes between internal and external reset conditions by sensing whether the reset pin rises to a logic one in less than two E-clock cycles after an internal device releases reset. When a reset condition is sensed, the RESET pin is driven low by an internal device for four E-clock cycles, then released. Two E-clock cycles later it is sampled. If the pin is still held low, the CPU assumes that an external reset has occurred. If the pin is high, it indicates that the reset was initiated internally by either the COP system or the clock monitor. It is not advisable to connect an external resistor capacitor (RC) power-up delay circuit to the reset pin of M68HC11 devices because the circuit charge time constant can cause the device to misinterpret the type of reset that occurred.



5.2.6 Pulse Accumulator

The pulse accumulator system is disabled at reset so that the pulse accumulator input (PAI) pin defaults to being a general-purpose input pin.

5.2.7 Computer Operating Properly (COP)

The COP watchdog system is enabled if the NOCOP control bit in the CONFIG register is cleared, and disabled if NOCOP is set. The COP rate is set for the shortest duration time-out.

5.2.8 Serial Communications Interface (SCI)

The reset condition of the SCI system is independent of the operating mode. All transmit and receive interrupts are masked and both the transmitter and receiver are disabled so the port pins default to being general-purpose I/O lines. The SCI frame format is initialized to an 8-bit character size. The send break and receiver wakeup functions are disabled. The TDRE and TC status bits in the SCI status register are both set, indicating that there is no transmit data in either the transmit data register or the transmit serial shift register. The RDRF, IDLE, OR, NF, FE, PF, and RAF receive-related status bits are cleared.

5.2.9 Serial Peripheral Interface (SPI)

The SPI system is disabled by reset. The port pins associated with this function default to being general-purpose I/O lines.

5.2.10 Analog-to-Digital Converter

The A/D converter configuration is indeterminate after reset. The ADPU bit is cleared by reset, which disables the A/D system. The conversion complete flag is cleared by reset.

5.2.11 System

The EEPROM programming controls are disabled, so the memory system is configured for normal read operation. PSEL[3:0] are initialized with the binary value %0101, causing the external IRQ pin to have the highest I-bit interrupt priority. The IRQ pin is configured for level-sensitive operation (for wired-OR systems). The RBOOT, SMOD, and MDA bits in the HPRIO register reflect the status of the MODB and MODA inputs at the rising edge of reset. The DLY control bit is set to specify that an oscillator startup delay is imposed upon recovery from STOP mode. The clock monitor system is disabled because CME and FCME are cleared.

5.3 Reset and Interrupt Priority

Resets and interrupts have a hardware priority that determines which reset or interrupt is serviced first when simultaneous requests occur. Any maskable interrupt can be given priority over other maskable interrupts.

The first six interrupt sources are not maskable. The priority arrangement for these sources is as follows:

RESETS AND INTERRUPTS

MC68HC11F1 TECHNICAL DATA



at the address specified by the vector. At the end of the interrupt service routine, the return from interrupt instruction is executed and the saved registers are pulled from the stack in reverse order so that normal program execution can resume. Refer to **SEC-TION 3 CENTRAL PROCESSING UNIT** for further information.

Memory Location	CPU Registers
SP	PCL
SP – 1	PCH
SP – 2	IYL
SP – 3	IYH
SP – 4	IXL
SP – 5	IXH
SP – 6	ACCA
SP – 7	ACCB
SP – 8	CCR

Table 5-5 Stacking Order on Entry to Interrupts

5.4.2 Non-Maskable Interrupt Request (XIRQ)

Non-maskable interrupts are useful because they can always interrupt CPU operations. The most common use for such an interrupt is for serious system problems, such as program runaway or power failure. The $\overline{\text{XIRQ}}$ input is an updated version of the $\overline{\text{NMI}}$ input of earlier MCUs.

Upon reset, both the X bit and I bit of the CCR are set to inhibit all maskable interrupts and \overline{XIRQ} . After minimum system initialization, software can clear the X bit by a TAP instruction, enabling \overline{XIRQ} interrupts. Thereafter, software cannot set the X bit. Thus, an \overline{XIRQ} interrupt is a nonmaskable interrupt. Because the operation of the I-bit-related interrupt structure has no effect on the X bit, the internal \overline{XIRQ} pin remains nonmasked. In the interrupt priority logic, the \overline{XIRQ} interrupt has a higher priority than any source that is maskable by the I bit. All I-bit-related interrupts operate normally with their own priority relationship.

When an I-bit-related interrupt occurs, the I bit is automatically set by hardware after stacking the CCR byte. The X bit is not affected. When an X-bit-related interrupt occurs, both the X and I bits are automatically set by hardware after stacking the CCR. A return from interrupt instruction restores the X and I bits to their pre-interrupt request state.

5.4.3 Illegal Opcode Trap

Because not all possible opcodes or opcode sequences are defined, the MCU includes an illegal opcode detection circuit, which generates an interrupt request. When an illegal opcode is detected and the interrupt is recognized, the current value of the program counter is stacked. After interrupt service is complete, reinitialize the stack pointer so repeated execution of illegal opcodes does not cause stack underflow. Left uninitialized, the illegal opcode vector can point to a memory location that contains an illegal opcode. This condition causes an infinite loop that causes stack underflow. The stack grows until the system crashes.

RESETS AND INTERRUPTS

MC68HC11F1 TECHNICAL DATA





Figure 5-5 Interrupt Source Resolution Within SCI

5.5 Low Power Operation

Both STOP and WAIT suspend CPU operation until a reset or interrupt occurs. The WAIT condition suspends processing and reduces power consumption to an intermediate level. The STOP condition turns off all on-chip clocks and reduces power consumption to an absolute minimum while retaining the contents of all 1024 bytes of RAM.

RESETS AND INTERRUPTS





0 = Input

1 = Output

NOTE

To enable PA3 as fourth input capture, set the I4/O5 bit in the PACTL register. Otherwise, PA3 is configured as a fifth output compare out of reset, with bit I4/O5 being cleared. If the DDA3 bit is set (configuring PA3 as an output), and IC4 is enabled, writes to PA3 cause edges on the pin to result in input captures. Writing to TI4/O5 has no effect when the TI4/O5 register is acting as IC4. PA7 drives the pulse accumulator input but also can be configured for general-purpose I/O, or output compare. Note that even when PA7 is configured as an output, the pin still drives the pulse accumulator input.

6.2 Port B

Reset state is mode dependent. In single-chip or bootstrap modes, port B pins are general-purpose outputs. In expanded and test modes, port B pins are high-order address outputs and PORTB is not in the memory map.

PORTB	- Port E	B Data

\$1004

\$1001

	Bit 7	6	5	4	3	2	1	Bit 0
	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
S. Chip or								
Boot:	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
RESET:	0	0	0	0	0	0	0	0
Expan. or								
Test:	ADDR15	ADDR14	ADDR13	ADDR12	ADDR11	ADDR10	ADDR9	ADDR8

6.3 Port C

Reset state is mode dependent. In single-chip and bootstrap modes, port C pins are high-impedance inputs. It is customary to have an external pull-up resistor on lines that are driven by open-drain devices. In expanded or test modes, port C pins are data bus inputs/outputs and PORTC is not in the memory map. The R/W signal is used to control the direction of data transfers.

The CWOM control bit in the OPT2 register disables port C's P-channel output drivers. Because the N-channel driver is not affected by CWOM, setting CWOM causes port C to become an open-drain-type output port suitable for wired-OR operation. In wired-OR mode, (PORTC bits are at logic level zero), pins are actively driven low by the Nchannel driver. When a port C bit is at logic level one, the associated pin is in a high-



OPT2 — System Configuration Options 2

\$1038



- GWOM Port G Wired-OR Mode
 - 0 = Port G operates normally
 - 1 = Port G outputs are open drain
- CWOM Port C Wired-OR Mode
 - 0 = Port C operates normally
 - 1 = Port C outputs are open drain
- CLK4X 4XOUT Clock Enable Refer to **SECTION 2 PIN DESCRIPTIONS**.
- Bits [4:0] Not implemented Always read zero





Figure 7-1 SCI Transmitter Block Diagram

7.3 Receive Operation

During receive operations, the transmit sequence is reversed. The serial shift register receives data and transfers it to a parallel receive data register (SCDR) as a complete word. This double buffered operation allows a character to be shifted in serially while another character is already in the SCDR. An advanced data recovery scheme distinguishes valid data from noise in the serial data stream. The data input is selectively sampled to detect receive data, and a majority voting circuit determines the value and integrity of each bit.

SERIAL COMMUNICATIONS INTERFACE

MC68HC11F1 TECHNICAL DATA



TDRE and TC flags are normally set when the transmitter is first enabled (TE set to one). The TDRE flag indicates there is room in the transmit queue to store another data character in the TDR. The TIE bit is the local interrupt mask for TDRE. When TIE is zero, TDRE must be polled. When TIE and TDRE are one, an interrupt is requested.

The TC flag indicates the transmitter has completed the queue. The TCIE bit is the local interrupt mask for TC. When TCIE is zero, TC must be polled; when TCIE is one and TC is one, an interrupt is requested.

Writing a zero to TE requests that the transmitter stop when it can. The transmitter completes any transmission in progress before actually shutting down. Only an MCU reset can cause the transmitter to stop and shut down immediately. If TE is written to zero when the transmitter is already idle, the pin reverts to its general-purpose I/O function (synchronized to the bit-rate clock). If anything is being transmitted when TE is written to zero, that character is completed before the pin reverts to general-purpose I/O, but any other characters waiting in the transmit queue are lost. The TC and TDRE flags are set at the completion of this last character, even though TE has been disabled.

7.7.1 Receiver Flags

The SCI receiver has five status flags, three of which can generate interrupt requests. The status flags are set by the SCI logic in response to specific conditions in the receiver. These flags can be read (polled) at any time by software. Refer to Figure 7–4, which shows SCI interrupt arbitration.

When an overrun takes place, the new character is lost, and the character that was in its way in the parallel RDR is undisturbed. RDRF is set when a character has been received and transferred into the parallel RDR. The OR flag is set instead of RDRF if overrun occurs. A new character is ready to be transferred into RDR before a previous character is read from RDR.

The NF and FE flags provide additional information about the character in the RDR, but do not generate interrupt requests.

The last receiver status flag and interrupt source come from the IDLE flag. The RxD line is idle if it has constantly been at logic one for a full character time. The IDLE flag is set only after the RxD line has been busy and becomes idle, which prevents repeated interrupts for the whole time RxD remains idle.



10.4 Channel Assignments

The multiplexer allows the A/D converter to select one of sixteen analog signals. Eight of these channels correspond to port E input lines, four of the channels are internal reference points or test functions, and four channels are reserved. Refer to **Table 10-1**.

Channel Number	Channel Signal	Result in ADRx if MULT = 1
1	AN0	ADR1
2	AN1	ADR2
3	AN2	ADR3
4	AN3	ADR4
5	AN4	ADR1
6	AN5	ADR2
7	AN6	ADR3
8	AN7	ADR4
9	Reserved	—
10	Reserved	—
11	Reserved	—
12	Reserved	—
13	V _{RH} *	ADR1
14	V _{RL} *	ADR2
15	(V _{RH})/2*	ADR3
16	Reserved*	ADR4

Table 10-1 A/D Converter Channel Assignments

*Used for factory testing

10.5 Single-Channel Operation

There are two types of single-channel operation. When SCAN = 0, the first type, the single selected channel is converted four consecutive times. The first result is stored in A/D result register 1 (ADR1), and the fourth result is stored in ADR4. After the fourth conversion is complete, all conversion activity is halted until a new conversion command is written to the ADCTL register. In the second type of single-channel operation, SCAN = 1, conversions continue to be performed on the selected channel with the fifth conversion being stored in register ADR1 (overwriting the first conversion result), the sixth conversion overwriting ADR2, and so on.

10.6 Multiple-Channel Operation

There are two types of multiple-channel operation. When SCAN = 0, the first type, a selected group of four channels is converted one time each. The first result is stored in A/D result register 1 (ADR1), and the fourth result is stored in ADR4. After the fourth conversion is complete, all conversion activity is halted until a new conversion command is written to the ADCTL register. In the second type of multiple-channel operation, SCAN = 1, conversions continue to be performed on the selected group of channels with the fifth conversion being stored in register ADR1 (replacing the earlier conversion result for the first channel in the group), the sixth conversion overwriting ADR2, and so on.

MC68HC11F1 TECHNICAL DATA



10.7 Operation in STOP and WAIT Modes

If a conversion sequence is in progress when either the STOP or WAIT mode is entered, the conversion of the current channel is suspended. When the MCU resumes normal operation, that channel is resampled and the conversion sequence is resumed. As the MCU exits the WAIT mode, the A/D circuits are stable and valid results can be obtained on the first conversion. However, in STOP mode, all analog bias currents are disabled and it is necessary to allow a stabilization period when leaving the STOP mode. If the STOP mode is exited with a delay (DLY = 1), there is enough time for these circuits to stabilize before the first conversion. If the STOP mode is exited with no delay (DLY bit in OPTION register = 0), allow 10 ms for the A/D circuitry to stabilize to avoid invalid results.

10.8 A/D Control/Status Registers

All bits in this register can be read or written, except CCF (bit 7), which is a read-only status indicator, and bit 6, which always reads as zero. Write to ADCTL to initiate a conversion. To quit a conversion in progress, write to this register and a new conversion sequence begins immediately.

ADCTL — A/D Control/Status

\$1030

	Bit 7	6	5	4	3	2	1	Bit 0
	CCF	—	SCAN	MULT	CD	CC	СВ	CA
RESET:	1	0	l	l	l			<u> </u>

CCF — Conversions Complete Flag

A read-only status indicator, this bit is set when all four A/D result registers contain valid conversion results. Each time the ADCTL register is overwritten, this bit is automatically cleared to zero and a conversion sequence is started. In the continuous mode, CCF is set at the end of the first conversion sequence.

Bit 6 — Not implemented

Always reads zero

SCAN — Continuous Scan Control

When this control bit is clear, the four requested conversions are performed once to fill the four result registers. When this control bit is set, conversions continue in a round-robin fashion with the result registers updated as data becomes available.

MULT — Multiple Channel/Single Channel Control

When this bit is clear, the A/D converter system is configured to perform four consecutive conversions on the single channel specified by the four channel select bits CD– CA (bits [3:0] of the ADCTL register). When this bit is set, the A/D system is configured to perform a conversion on each of four channels where each result register corresponds to one channel.



ADR1–ADR4 — A/D Results									\$1031–\$1034		
\$1031	Bit 7	6	5	4	3	2	1	Bit 0	ADR1		
\$1032	Bit 7	6	5	4	3	2	1	Bit 0	ADR2		
\$1033	Bit 7	6	5	4	3	2	1	Bit 0	ADR3		
\$1034	Bit 7	6	5	4	3	2	1	Bit 0	ADR4		



Table A-5 Peripheral Port Timing

 $V_{DD} = 5.0 \text{ Vdc} \pm 5\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L \text{ to } T_H$

Characteristic	Symbol	2.0 MHz		3.0 MHz		4.0 MHz		Unit
		Min	Max	Min	Max	Min	Max	1
Frequency of Operation (E-Clock Frequency)	f _o	dc	2.0	dc	3.0	dc	4.0	MHz
E-Clock Period	t _{cyc}	500	—	333	—	250	—	ns
Peripheral Data Setup Time (MCU Read of Ports A, C, D, E, G)	t _{PDSU}	100	-	100	—	100	—	ns
Peripheral Data Hold Time (MCU Read of Ports A, C, D, E, G)	t _{PDH}	50	—	50	—	50	_	ns
Delay Time, Peripheral Data Write (MCU Write to Port A) (MCU Write to Ports B, C, D, F, and G t _{PWD} = 1/4 t _{cyc} + 100 ns)	t _{PWD}	_	200 225	_	200 183	_	200 162	ns

NOTES:

1. Ports C, D, and G timing is valid for active drive (CWOM, DWOM, and GWOM bits cleared).

2. All timing is shown with respect to 20% V_{DD} and 70% V_{DD} , unless otherwise noted.







Figure A-8 Port Write Timing Diagram

MC68HC11F1 TECHNICAL DATA



APPENDIX BMECHANICAL DATA AND ORDERING INFORMATION

B.1 Pin Assignments

The MC68HC11F1 is available in the 80-pin plastic low profile quad flat pack (LQFP) or the 68-pin plastic leaded chip carrier (PLCC). Refer to **Table B-1** for ordering information.



Figure B-1 MC68HC11F1 68-Pin PLCC



- Built-in real-time bus state analyzer:
 - 8 Kbyte x 64 real-time trace buffer
 - Four hardware triggers control real-time bus analysis, provide breakpoints
 - Nine triggering modes
 - Display of real-time trace data as raw data, disassembled instructions, raw data and disassembled instructions, or assembly-language source code
 - As many as 8190 pre- or post-trigger points
 - Trace buffer can be filled while single-stepping through user software
 - 16-bit or 24-bit time tag
 - Programmable time tag clock source
 - 16 general-purpose logic clips, four can trigger bus state analyzer sequencer
- 64 Kbytes of emulation memory
- 32-byte block of real-time memory, can be mapped within a 1 Kbyte window anywhere in the 64 Kbyte M68HC11 memory map.
- Six software-selectable oscillator clock sources: five internally generated frequencies or an external frequency on a logic clip
- 64 possible hardware instruction breakpoints over the 64 Kbyte M68HC11 memory map or a one megabyte bank selected memory map.
- Four data breakpoints (hardware breakpoints). A data breakpoint can be qualified by an address, an address range, data, or clips.
- SCRIPT command for automatic execution of MMDS11 command sequences
- Command and response logging
- A DOS personality file for each EM that the MMDS supports. Each personality file provides a foreground memory-map description and a chip information file.
- CHIPINFO command provides memory-map, vectors, registers, and pin-out information contained in the personality file
- Latch-up resistant design makes power-up sequencing unimportant.
- RS-232 operation speeds as high as 57.6 Kbaud
- On-screen, context-sensitive help
- Mouse or keyboard control of software
- Built-in power supply
- Compact size: 15.38 inches (390.6 mm) deep, 10.19 inches (258.83 mm) wide, and 2.75 inches (69.85 mm) high. Station module weighs 6.0 pounds (2.72 kg).