

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c21512-24pvxat

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Contents

PSoC Functional Overview	3
The PSoC Core	3
The Digital System	3
The Analog System	4
Additional System Resources	4
PSoC Device Characteristics	5
Getting Started	5
Application Notes	5
Development Kits	5
Training	
CYPros Consultants	5
Solutions Library	5
Technical Support	5
Development Tools	
PSoC Designer Software Subsystems	6
Designing with PSoC Designer	
Select Components	7
Configure Components	
Organize and Connect	
Generate, Verify, and Debug	7
Pinouts	8
20-Pin Part Pinout	8
28-Pin Part Pinout	
Registers	10
Register Conventions	
Register Mapping Tables	
Electrical Specifications	
Absolute Maximum Ratings	
Operating Temperature	14

DC Electrical Characteristics	15
AC Electrical Characteristics	18
Packaging Information	23
Packaging Dimensions	23
Thermal Impedances	24
Solder Reflow Specifications	24
Tape and Reel Information	25
Development Tool Selection	
Software	27
Development Kits	27
Evaluation Tools	
Device Programmers	28
Accessories (Emulation and Programming)	28
Ordering Information	
Ordering Code Definitions	
Acronyms	
Reference Documents	
Document Conventions	31
Units of Measure	31
Numeric Conventions	31
Glossary	31
Document History Page	36
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	
Cypress Developer Community	-
Technical Support	



## **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have a varying number of digital and analog blocks. Table 1 lists the resources available for specific PSoC device groups. The PSoC device covered by this datasheet is highlighted in Table 1

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66 <sup>[1]</sup>	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 <sup>[2]</sup>	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94 <sup>[1]</sup>	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A <sup>[1]</sup>	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45 <sup>[1]</sup>	up to 38	2	8	up to 38	0	4	6 <sup>[2]</sup>	1 K	16 K
CY8C21x45 <sup>[1]</sup>	up to 24	1	4	up to 24	0	4	6 <sup>[2]</sup>	512	8 K
CY8C21x34 <sup>[1]</sup>	up to 28	1	4	28	0	2	4 <sup>[2]</sup>	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 <sup>[2]</sup>	256	4 K
CY8C21x12 <sup>[1]</sup>	up to 24	1	1 <sup>[2]</sup>	24	0	0	1 <sup>[2]</sup>	512	8 K
CY8C20x34 <sup>[1]</sup>	up to 28	0	0	up to 28	0	0	3 <sup>[2,3]</sup>	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 <sup>[2,3]</sup>	up to 2 K	up to 32 K

#### Table 1. PSoC Device Characteristics

## **Getting Started**

For in-depth information, along with detailed programming details, see the *PSoC<sup>®</sup>* Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

#### Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

### **Development Kits**

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

### Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

## **CYPros Consultants**

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

#### **Solutions Library**

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

#### **Technical Support**

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.

#### Notes

- 1. Automotive qualified devices available in this group.
- 2. Limited analog functionality.
- 3. Two analog blocks and one CapSense® block.



## **Development Tools**

PSoC Designer<sup>™</sup> is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
- Hardware and software I<sup>2</sup>C slaves and masters
   Full-speed USB 2.0
- Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

### **PSoC Designer Software Subsystems**

#### Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are ADCs, DACs, amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for an application.

#### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers.** The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and are linked with other software modules to get absolute addressing.

**C Language Compilers.** C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an online support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



## **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

- 1. Select User Modules
- 2. Configure User Modules
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

#### Select Components

PSoC Designer provides a library of pre-built, pre-tested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

### **Configure Components**

Each of the User Modules you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more

digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the User Module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

#### **Organize and Connect**

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition

to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



# CY8C21312, CY8C21512

## 28-Pin Part Pinout

## Table 3. 28-Pin Part Pinout (SSOP)

Pin			Name	Description
No.	Digital	Analog	Name	Description
1	I/O	I, M	P0[7]	Analog column mux input
2	I/O	I, M	P0[5]	Analog column mux input
3	I/O	I, M	P0[3]	Analog column mux input, C <sub>MOD</sub> capacitor pin
4	I/O	I, M	P0[1]	Analog column mux input, C <sub>MOD</sub> capacitor pin
5	I/O	М	P2[7]	
6	I/O	М	P2[5]	
7	I/O	М	P2[3]	
8	I/O	М	P2[1]	
9	Po	wer	V <sub>SS</sub>	Ground connection
10	I/O	М	P1[7]	I <sup>2</sup> C SCL
11	I/O	М	P1[5]	I <sup>2</sup> C SDA
12	I/O	М	P1[3]	
13	I/O	М	P1[1]	I <sup>2</sup> C SCL, ISSP-SCLK <sup>[5]</sup>
14	Po	Power V <sub>SS</sub> Ground connection		
15	I/O	М	P1[0]	I <sup>2</sup> C SDA, ISSP-SDATA <sup>[5]</sup>
16	I/O	М	P1[2]	
17	I/O	М	P1[4]	Optional EXTCLK
18	I/O	М	P1[6]	
19	Input		XRES	Active high external reset with internal pull-down
20	I/O	М	P2[0]	
21	I/O	М	P2[2]	
22	I/O	М	P2[4]	
23	I/O	М	P2[6]	
24	I/O	I, M	P0[0]	Analog column mux input
25	I/O	I, M	P0[2]	Analog column mux input
26	I/O	I, M	P0[4]	Analog column mux input
27	I/O	I, M	P0[6]	Analog column mux input
28	Po	wer	$V_{DD}$	Supply voltage

Figure 4. CY8C21512 28-Pin PSoC Device

LEGEND A = Analog, I = Input, O = Output, and M = Analog Mux Input.

Note 5. These are the ISSP pins, which are not high Z when coming out of POR. See the *PSoC Technical Reference Manual* for details.



## Registers

## **Register Conventions**

This section lists the registers of the CY8C21x12 PSoC device. For detailed register information, refer to the *PSoC Technical Reference Manual*.

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

## **Register Mapping Tables**

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks, bank 0 and bank 1. The XIO bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XIO bit is set to '1', the user is in bank 1.

**Note** In the following register mapping tables, blank fields are Reserved and must not be accessed.



### Table 4. Register Map 0 Table: User Space

(0,Hex) 00 01	RW		<b>(0,Hex)</b> 40			(0,Hex) 80			(0,Hex)	
				•						
	RW		41			81			C1	<u> </u>
02	RW		42			82			C2	
							DW/			
					CSREF_CRI		RW			
0A	RW		4A			8A			CA	
0B	RW		4B			8B			CB	
0C			4C			8C			CC	
0D			4D			8D			CD	
0E			4E			8E			CE	
								CUR PP		RW
										RW
				<u> </u>				5 m_n		1.1.1
					l					
					ļ			_	-	RW
				ļ			ļ			RW
					I					RW
										RW
17										#
18			58			98		I2C_DR	D8	RW
19			59			99		I2C_MSCR	D9	#
1A			5A			9A		INT_CLR0	DA	RW
1B			5B			9B		INT CLR1	DB	RW
								INT CLR3		RW
										RW
										1110
	щ									
				DW/						RW
										RW
		CSCMP_CR0		RW						RC
								RES_WDT		W
24	#	CSCMP_CR1	64	#		A4			E4	
25	W		65			A5			E5	
26	RW	CSCMP_CR2	66	RW		A6		CSCMP_CR5	E6	RW
27	#		67			A7		CSCMP_CR6	E7	RW
28			68					_	E8	
		CSRFF CR0		#						
		001121_0110								-
				DW/						
					Į					
	#	TMP_DR3		RW						
						B0	RW		F0	
31			71		RDI0SYN	B1	RW		F1	
32			72		RDI0IS	B2	RW		F2	
33			73	1	RDI0LT0	B3	RW		F3	
34		ł	74	1	RDI0LT1	B4	RW		F4	
		CSCMP_CR3		RW						<u> </u>
								CPU F		RL
				1.177				0. 0_i		
				<u> </u>			<u> </u>			
3D			7D			BD			FD	
3E			7E			BE		CPU_SCR1	FE	#
	03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19 14 15 16 17 18 19 14 15 16 17 18 19 14 15 16 17 20 21 22 23 24 25 26 27 28 29 24 25 26 27 28 29 2A 28 29 2A 28 29 2A 28 29 2A 28 29 2A 28 29 2A 28 29 2A 25 31 32 33 34 35 36 37 38 39 3A 3B 3C	03         RW           04         RW           05         RW           06         RW           07         RW           08         RW           09         RW           0A         RW           0B         RW           0C	03         RW           04         RW           05         RW           06         RW           07         RW           08         RW           09         RW           0A         RW           0B         RW           0C	03         RW         43           04         RW         44           05         RW         45           06         RW         47           08         RW         47           08         RW         49           0A         RW         48           0C         -         44           0B         RW         44           0C         -         44           0D         -         44           0F         -         44           0F         -         44           0F         -         45           10         -         50           11         -         51           12         -         52           13         -         53           16         -         56           17         -         57           18         -         58           19         -         55           16         -         55           17         -         57           18         -         55           16         -         55	03         RW         43           04         RW         44           05         RW         45           06         RW         46           07         RW         47           08         RW         48           09         RW         48           09         RW         44           08         RW         44           08         RW         44           08         RW         44           00         A         44           00         44         10           01         50         11           11         51         11           12         52         11           13         53         14           14         54         15           15         55         16           16         56         17           18         58         16           19         55         11           11         55         11           12         55         11           14         58         16           15         56         12	03         RW         43         CSREF_CR1           05         RW         45         CSREF_CR1           06         RW         46            06         RW         47            08         RW         48            09         RW         49            00         RW         48            06         RW         44            07         RW         44            08         RW         44            06         RW         48            06         RW         44            07         L         4C            08         RW         44            06         RW         45            07         L         57            11         S6             12         55             14         S6             15         55             16         S6	03         RW         43         CSREF_CR1         83           04         RW         44         CSREF_CR1         84           05         RW         46         86         86           07         RW         47         87         87           08         RW         48         88         88           09         RW         49         89         88           00         RW         48         88         88           01         RW         44         88         88           02         44         88         88         88           01         RW         45         86         90           11         S1         91         91         91           12         S5         92         92         93           14         S5         98         93         93           15         S5         95         95           16 <td>03     RW     43     CSRE_CR1     83     RW       04     RW     44     CSRE_CR1     84     RW       05     RW     44     CSRE_CR1     84     RW       06     RW     46     88     88       07     RW     47     84     88       09     RW     48     88     88       09     RW     48     88     88       09     RW     44     88     88       00     RW     44     88     88       00     RW     44     88     88       00     44     88     88     88       01     90     80     80       02     44     88     80       04     84     88     80       05     44     88     90       11     51     91     91       12     52     92     91       13     53     93     93       14     94     55     96       15     95     99       16     96     98       17     57     97       18     58     98       19     59</td> <td>03         RW         443         CSREF_CR1         834         RW           05         RW         45         CSREF_CR1         84         RW           06         RW         46         CSREF_CR1         84         RW           07         RW         47         CSREF_CR1         84         RW           08         RW         47         CSREF_CR1         84         RW           08         RW         446         CSREF_CR1         84         RW           08         RW         449         SEC         SEC         SEC           08         RW         448         CSREF_CR1         84         CSREF_CR1           04         RW         445         CSREF_CR1         84         CSREF_CR1           05         RW         446         CSREF_CR1         84         CSREF_CR1           06         RW         447         CSREF_CR1         84         CSREF_CR1           06         RW         446         CSREF_CR1         84         CSREF_CR1           07         RW         445         RW         STE/FP         STE/FP           110         CSCR         SSE         SSE         <t< td=""><td>03         RW         43         0         83         0         03         04         RW         044           04         RW         445         0         SREF_CR1         85         0         04           05         RW         445         0         85         0         05         07           06         RW         465         0         87         0         05           07         RW         467         0         87         0         05           08         RW         48         0         88         0         05           08         RW         44         0         88         0         05           01         0         445         0         88         0         05           01         0         447         0         80         0         0         0           11         0         51         0         90         0         0         0         0           12         0         53         0         93         0         0         0         0         0         0         0         0         0         0</td></t<></td>	03     RW     43     CSRE_CR1     83     RW       04     RW     44     CSRE_CR1     84     RW       05     RW     44     CSRE_CR1     84     RW       06     RW     46     88     88       07     RW     47     84     88       09     RW     48     88     88       09     RW     48     88     88       09     RW     44     88     88       00     RW     44     88     88       00     RW     44     88     88       00     44     88     88     88       01     90     80     80       02     44     88     80       04     84     88     80       05     44     88     90       11     51     91     91       12     52     92     91       13     53     93     93       14     94     55     96       15     95     99       16     96     98       17     57     97       18     58     98       19     59	03         RW         443         CSREF_CR1         834         RW           05         RW         45         CSREF_CR1         84         RW           06         RW         46         CSREF_CR1         84         RW           07         RW         47         CSREF_CR1         84         RW           08         RW         47         CSREF_CR1         84         RW           08         RW         446         CSREF_CR1         84         RW           08         RW         449         SEC         SEC         SEC           08         RW         448         CSREF_CR1         84         CSREF_CR1           04         RW         445         CSREF_CR1         84         CSREF_CR1           05         RW         446         CSREF_CR1         84         CSREF_CR1           06         RW         447         CSREF_CR1         84         CSREF_CR1           06         RW         446         CSREF_CR1         84         CSREF_CR1           07         RW         445         RW         STE/FP         STE/FP           110         CSCR         SSE         SSE <t< td=""><td>03         RW         43         0         83         0         03         04         RW         044           04         RW         445         0         SREF_CR1         85         0         04           05         RW         445         0         85         0         05         07           06         RW         465         0         87         0         05           07         RW         467         0         87         0         05           08         RW         48         0         88         0         05           08         RW         44         0         88         0         05           01         0         445         0         88         0         05           01         0         447         0         80         0         0         0           11         0         51         0         90         0         0         0         0           12         0         53         0         93         0         0         0         0         0         0         0         0         0         0</td></t<>	03         RW         43         0         83         0         03         04         RW         044           04         RW         445         0         SREF_CR1         85         0         04           05         RW         445         0         85         0         05         07           06         RW         465         0         87         0         05           07         RW         467         0         87         0         05           08         RW         48         0         88         0         05           08         RW         44         0         88         0         05           01         0         445         0         88         0         05           01         0         447         0         80         0         0         0           11         0         51         0         90         0         0         0         0           12         0         53         0         93         0         0         0         0         0         0         0         0         0         0

Document Number: 001-63745 Rev. \*D



## Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C $\pm$ 25 °C. Time spent in storage at a temperature greater than 65 °C counts toward the Flash <sub>DR</sub> electrical specification in Table 11 on page 17.
T <sub>BAKETEMP</sub>	Bake temperature	-	125	See package label	°C	
<sup>t</sup> BAKETIME	Bake time	See package label	-	72	Hours	
T <sub>A</sub>	Ambient temperature with power applied	-40	-	+85	°C	
V <sub>DD</sub>	Supply voltage on $V_{DD}$ relative to $V_{SS}$	-0.5	-	+6.0	V	
V <sub>IO</sub>	DC input voltage	$V_{SS} - 0.5$	_	V <sub>DD</sub> + 0.5	V	
V <sub>IOZ</sub>	DC voltage applied to tri-state	$V_{SS} - 0.5$	_	V <sub>DD</sub> + 0.5	V	
I <sub>MIO</sub>	Maximum current into any port pin	-25	_	+50	mA	
ESD	Electrostatic discharge voltage	2000	-	-	V	Human Body Model ESD
LU	Latch up current	-	_	200	mA	

## **Operating Temperature**

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient temperature	-40	-	+85	°C	
Т	Junction temperature	-40	Ι	+100		The temperature rise from ambient to junction is package specific. See Thermal Impedances on page 24. The user must limit the power consumption to comply with this requirement.



## **DC Electrical Characteristics**

#### DC Chip Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V or 3.3 V at 25 °C and are for design guidance only.

#### Table 6. DC Chip Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>DD</sub>	Supply voltage	3.0	-	5.25	V	See table titled DC POR and LVD Specifications on page 16
I <sub>DD</sub>	Supply current, IMO = 24 MHz	-	4	6	mA	Conditions are $V_{DD}$ = 5.25 V, CPU = 3 MHz, 48 MHz disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz
I <sub>DD3</sub>	Supply current, IMO = 6 MHz using SLIMO mode	-	2	4	mA	Conditions are $V_{DD}$ = 3.3 V, CPU = 3 MHz, 48 MHz disabled. VC1 = 375 kHz, VC2 = 23.4 kHz, VC3 = 0.091 kHz
I <sub>SB1</sub>	Sleep (mode) current with POR, LVD, sleep timer, WDT, and ILO active	-	2.8	7	μΑ	$V_{DD}$ = 3.3 V, –40 $^{\circ}C \leq T_{A} \leq 85 \ ^{\circ}C$
I <sub>SB2</sub>	Sleep (mode) current with POR, LVD, sleep timer, WDT, and ILO active	_	5	15	μA	$V_{DD}$ = 5.25 V, –40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °C
V <sub>REF</sub>	Reference voltage (Bandgap)	1.28	1.30	1.32	V	Trimmed for appropriate V <sub>DD</sub> range

### DC GPIO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq T_A \leq 85$  °C or 3.0 V to 3.6 V and -40 °C  $\leq T_A \leq 85$  °C, respectively. Typical parameters apply to 5 V or 3.3 V at 25 °C and are for design guidance only.

### Table 7. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull-up resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-down resistor	4	5.6	8	kΩ	Also applies to the internal pull-down resistor on the XRES pin
V <sub>OH</sub>	High output level	V <sub>DD</sub> -1.0	_	-	V	$I_{OH}$ = 10 mA, $V_{DD}$ = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5]))
V <sub>OL</sub>	Low output level	-	-	0.75	V	$I_{OL}$ = 25 mA, $V_{DD}$ = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5]))
I <sub>ОН</sub>	High level source current	10	Ι	-	mA	$V_{OH} \ge V_{DD} - 1.0$ V, see the limitations of the total current in the note for $V_{OH}$
I <sub>OL</sub>	Low level sink current	25	-	-	mA	$V_{OL} \leq$ 0.75 V, see the limitations of the total current in the note for $V_{OL}$
V <sub>IL</sub>	Input low level	-	-	0.8	V	
V <sub>IH</sub>	Input high level	2.1	-		V	
V <sub>H</sub>	Input hysteresis	-	60	-	mV	
IL	Input leakage (absolute value)	_	1	-	nA	Gross tested to 1 µA.
C <sub>IN</sub>	Capacitive load on pins as input	-	3.5	10	pF	Package and pin dependent Temp = 25 °C
C <sub>OUT</sub>	Capacitive load on pins as output	_	3.5	10	pF	Package and pin dependent Temp = 25 °C




## AC GPIO Specifications


The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V or 3.3 V at 25 °C and are for design guidance only.

## Table 13. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPIO</sub>	GPIO operating frequency	0	-	12.6	MHz	Normal Strong Mode
TRiseF	Rise time, normal strong mode, Cload = 50 pF	2	6	18	ns	V <sub>DD</sub> = 4.75 to 5.25 V, 10% to 90%
TFallF	Fall time, normal strong mode, Cload = 50 pF	2	6	18	ns	V <sub>DD</sub> = 4.75 to 5.25 V, 10% to 90%
TRiseS	Rise time, slow strong mode, Cload = 50 pF	7	27	-	ns	V <sub>DD</sub> = 3 to 5.25 V, 10% to 90%
TFallS	Fall time, slow strong mode, Cload = 50 pF	7	22	_	ns	V <sub>DD</sub> = 3 to 5.25 V, 10% to 90%



## Figure 7. GPIO Timing Diagram





#### AC Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ }^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85 \text{ }^{\circ}\text{C}$  or 3.0 V to 3.6 V and  $-40 \text{ }^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85 \text{ }^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V or 3.3 V at 25 °C and are for design guidance only.

These comparator electrical specifications apply to the comparator in the CapSense block.

#### Table 14. AC Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>COMP</sub>	Response time, 50 mV overdrive	-	75	100	ns	

#### AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \le T_A \le 85 \text{ °C}$  or 3.0 V to 3.6 V and  $-40 \text{ °C} \le T_A \le 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V or 3.3 V at 25 °C and are for design guidance only.

#### Table 15. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
Timer	Input clock frequency					
	No capture, $V_{DD} \ge 4.75 \text{ V}$	-	-	50.4 <sup>[15]</sup>	MHz	-
	No capture, V <sub>DD</sub> < 4.75 V	-	-	25.2 <sup>[15]</sup>	MHz	
	With capture	-	-	25.2 <sup>[15]</sup>	MHz	
	Capture pulse width	50 <sup>[14]</sup>	-	-	ns	
Counter	Input clock frequency					
	No enable input, $V_{DD} \ge 4.75 \text{ V}$	-	-	50.4 <sup>[15]</sup>	MHz	
	No enable input, V <sub>DD</sub> < 4.75 V	-	-	25.2 <sup>[15]</sup>	MHz	
	With enable input	-	-	25.2 <sup>[15]</sup>	MHz	
	Enable input pulse width	50 <sup>[14]</sup>	-	-	ns	
SPIS	Input clock (SCLK) frequency	-	-	4.2 <sup>[15]</sup>	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_Negated between transmissions	50 <sup>[14]</sup>	-	-	ns	
Transmitter	Input clock frequency					The baud rate is equal to the input
	$V_{DD} \ge 4.75$ V, 2 stop bits	_	-	50.4 <sup>[15]</sup>	MHz	clock frequency divided by 8.
	$V_{DD} \ge 4.75$ V, 1 stop bit	-	-	25.2 <sup>[15]</sup>	MHz	*
	V <sub>DD</sub> < 4.75 V	-	-	25.2 <sup>[15]</sup>	MHz	*
Receiver	Input clock frequency		The baud rate is equal to the input			
	$V_{DD} \ge 4.75$ V, 2 stop bits	-	-	50.4 <sup>[15]</sup>	MHz	clock frequency divided by 8.
	$V_{DD} \ge 4.75$ V, 1 stop bit	-	-	25.2 <sup>[15]</sup>	MHz	
	V <sub>DD</sub> < 4.75 V	-	-	25.2 <sup>[15]</sup>	MHz	


Notes

14.50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

15. Accuracy derived from IMO with appropriate trim for  $\mathrm{V}_{\mathrm{DD}}$  range.







## **Thermal Impedances**

## Table 20. Thermal Impedances per Package


Package	Typical θ <sub>JA</sub> <sup>[19]</sup>	Typical θ <sub>JC</sub>
20-Pin SSOP	117 °C/W	41 °C/W
28-Pin SSOP	96 °C/W	39 °C/W

## **Solder Reflow Specifications**

Table 21 shows the solder reflow temperature limits that must not be exceeded.

#### Table 21. Solder Reflow Specifications

Package	Maximum Peak Temperature (T <sub>C</sub> )	Maximum Time above T <sub>C</sub> – 5 °C
20-Pin SSOP	260 °C	30 seconds
28-Pin SSOP	260 °C	30 seconds





## **Development Tool Selection**

This section presents the development tools available for the CY8C21x12 family.

### Software

#### PSoC Designer

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for years. PSoC Designer is available free of charge at http://www.cypress.com. PSoC Designer comes with a free C compiler.

#### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube in-circuit emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

### **Development Kits**

All development kits can be purchased from the Cypress Online Store. The online store also has the most up-to-date information on kit contents, descriptions, and availability.

#### CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation, and the software interface allows you to run, halt, and single step the processor, and view the contents of specific memory locations. Advanced emulation features are also supported through PSoC Designer. The kit includes:

- ICE-Cube unit
- 28-Pin PDIP emulation pod for CY8C29466-24PXI
- Two 28-Pin CY8C29466-24PXI PDIP PSoC device samples
- PSoC designer software CD
- ISSP cable
- MiniEval socket programming and evaluation board
- Backward compatibility cable (for connecting to legacy pods)
- Universal 110/220 power supply (12 V)
- European plug adapter
- USB 2.0 cable

- Getting Started guide
- Development kit registration form

#### CY3280-BK1

The CY3280-BK1 Universal CapSense Control Kit is designed for easy prototyping and debug of CapSense designs with pre-defined control circuitry and plug-in hardware. The kit comes with a control boards for CY8C20x34 and CY8C21x34 devices as well as a breadboard module and a button(5)/slider module.

The CY8C21x34 on-chip debugger device that is part of this kit is capable of emulating CY8C21x12 devices as well. Therefore, this kit can be used to evaluate and develop projects for CY8C21x12 devices.

### **Evaluation Tools**

All evaluation tools can be purchased from the Cypress Online Store.

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, an RS-232 port, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- Two 28-Pin CY8C29466-24PXI PDIP PSoC device samples
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

#### CY3210-21X34 Evaluation Pod (EvalPod)

The CY3210-21X34 PSoC EvalPods are pods that connect to the ICE in-circuit emulator (CY3215-DK kit) to allow debugging capability. They can also function as a standalone device without debugging capability. The EvalPod has a 28-pin DIP footprint on the bottom for easy connection to development kits or other hardware. The top of the EvalPod has prototyping headers for easy connection to the device's pins. CY3210-21X34 provides evaluation of the CY8C21x34 PSoC device family.

The CY8C21x34 on-chip debugger device that is part of this kit is capable of emulating CY8C21x12 devices as well. Therefore, this kit can be used to evaluate CY8C21x12 devices.



### **Device Programmers**

All device programmers can be purchased from the Cypress Online Store.

#### CY3217-MiniProg1

The CY3217-MiniProg1 kit allows a user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg1 programmer
- USB A to Mini B cable

### Accessories (Emulation and Programming)

#### Table 23. Emulation and Programming Accessories


- CY3217-MiniProg1 kit CD, which has kit documents, PSoC Designer and PSoC Programmer installation files
- Getting Started Guide

Part Number	Pin Package	Pod Kit <sup>[20]</sup>	Foot Kit <sup>[21]</sup>	Adapter <sup>[22]</sup>
CY8C21312-24PVXA	20-Pin SSOP	CY3250-21X34		Adapters are available at
CY8C21512-24PVXA	28-Pin SSOP	CY3250-21X34	CY3250-28SSOP-FK	http://www.emulation.com.

#### Notes

20. Pod kit contains an emulation pod, a flex-cable (connects the pod to the ICE), two feet, and device samples.

- 21. Foot kit includes surface mount feet that can be soldered to the target PCB.
- 22. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters are available at http://www.emulation.com.





## Acronyms

Table 25 lists the acronyms that are used in this document.

#### Table 25. Acronyms Used in this Datasheet

Acronym	Description	Acronym	Description
AC	alternating current	MIPS	million instructions per second
AEC	Automotive Electronics Council	PCB	printed circuit board
ADC	analog-to-digital converter	PDIP	plastic dual in-line package
API	application programming interface	PLL	phase-locked loop
CPU	central processing unit	POR	power-on reset
CRC	cyclic redundancy check	PPOR	precision power-on reset
CSD	capsense sigma delta	PRS	pseudo-random sequence
СТ	continuous time	PSoC <sup>®</sup>	Programmable System-on-Chip
DAC	digital-to-analog converter	PWM	pulse width modulator
DC	direct current or duty cycle	SC	switched capacitor
EEPROM	electrically erasable programmable read-only memory	SCL / SCLK	serial clock
EXTCLK	external clock	SDA	serial data
GPIO	general-purpose I/O	SLIMO	slow internal main oscillator
l <sup>2</sup> C	Inter-Integrated Circuit	SMP	switch mode pump
ICE	in-circuit emulator	SOIC	small-outline integrated circuit
IDE	integrated development environment	SPI	serial peripheral interface
ILO	internal low-speed oscillator	SRAM	static random access memory
IMO	internal main oscillator	SROM	supervisory read-only memory
I/O	input/output	SSOP	shrink small-outline package
IrDA	Infrared Data Association	TQFP	thin quad flat pack
ISSP	in-system serial programming	UART	universal asynchronous reciever / transmitter
LCD	liquid crystal display	USB	universal serial bus
LED	light-emitting diode	WDT	watchdog timer
LVD	low voltage detect	XRES	external reset
MCU	microcontroller unit		

## **Reference Documents**

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC<sup>®</sup> Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)

Design Aids – Reading and Writing PSoC<sup>®</sup> Flash – AN2015 (001-40459)

Understanding Data Sheet Jitter Specifications for Cypress Timing Products – AN5054 (001-14503)



## **Document Conventions**

#### Units of Measure

The following table lists the units of measure that are used in this document.

#### Table 26. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μV	microvolts
dB	decibels	mA	milliampere
KB	1024 bytes	ms	millisecond
Kbit	1024 bits	mV	millivolts
kHz	kilohertz	nA	nanoampere
kΩ	kilohm	ns	nanosecond
Mbaud	megabaud	Ω	ohm
Mbps	megabits per second	pА	picoampere
MHz	megahertz	pF	picofarad
μA	microampere	ps	picosecond
μS	microsecond	V	volts

## Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or '0x' are in decimal format.

## Glossary

active high	1. A logic signal having its asserted state as the logic 1 state.
	2. A logic signal having the logic 1 state as the higher voltage of the two states.
analog blocks	The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.
analog-to-digital converter (ADC)	A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog converter (DAC) performs the reverse operation.
Application programming interface (API)	A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.
asynchronous	A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.
bandgap reference	A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.
bandwidth	1. The frequency range of a message or information processing system measured in hertz.
	<ol><li>The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.</li></ol>



# Glossary (continued)

duty cycle	The relationship of a clock period high time to its low time, expressed as a percent.
emulator	Duplicates (provides an emulation of) the functions of one system with a different system, so that the second system appears to behave like the first system.
external reset (XRES)	An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.
flash	An electrically programmable and erasable, non-volatile technology that provides you the programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is off.
flash block	The smallest amount of flash ROM space that may be programmed at one time and the smallest amount of flash space that may be protected.
frequency	The number of cycles or events per unit of time, for a periodic function.
gain	The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually expressed in dB.
I <sup>2</sup> C	A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at the $V_{DD}$ suppy voltage and pulled high with resistors. The bus operates up to100 kbits/second in standard mode and 400 kbits/second in fast mode.
ICE	The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer).
input/output (I/O)	A device that introduces data into or extracts data from a system.
interrupt	A suspension of a process, such as the execution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed.
interrupt service routine (ISR)	A block of code that normal code execution is diverted to when the CPU receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.
jitter	1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.
	<ol><li>The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.</li></ol>
low-voltage detect (LVD)	A circuit that senses $V_{DD}$ and provides an interrupt to the system when $V_{DD}$ falls below a selected threshold.
M8C	An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by interfacing to the flash, SRAM, and register space.
master device	A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the <i>slave device</i> .



# Glossary (continued)

microcontroller	An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a microcontroller typically includes memory, timing circuits, and I/O circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a microprocessor.
mixed-signal	The reference to a circuit containing both analog and digital techniques and components.
modulator	A device that imposes a signal on a carrier.
noise	<ol> <li>A disturbance that affects a signal and that may distort the information carried by the signal.</li> <li>The random variations of one or more characteristics of any entity such as voltage, current, or data.</li> </ol>
oscillator	A circuit that may be crystal controlled and is used to generate a clock frequency.
parity	A technique for testing transmitted data. Typically, a binary digit is added to the data to make the sum of all the digits of the binary data either always even (even parity) or always odd (odd parity).
phase-locked loop (PLL)	An electronic circuit that controls an oscillator so that it maintains a constant phase angle relative to a reference signal.
pinouts	The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between schematic and PCB design (both being computer generated files) and may also involve pin names.
port	A group of pins, usually eight.
power-on reset (POR)	A circuit that forces the PSoC device to reset when the voltage is below a pre-set level. This is one type of hardware reset.
PSoC <sup>®</sup>	Cypress Semiconductor's PSoC <sup>®</sup> is a registered trademark and Programmable System-on-Chip™ is a trademark of Cypress.
PSoC Designer™	The software for Cypress' Programmable System-on-Chip technology.
pulse width modulator (PWM)	An output in the form of duty cycle which varies as a function of the applied value.
RAM	An acronym for random access memory. A data-storage device from which data can be read out and new data can be written in.
register	A storage device with a specific capacity, such as a bit or byte.
reset	A means of bringing a system back to a known state. See hardware reset and software reset.
ROM	An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot be written in.
serial	1. Pertaining to a process in which all events occur one after the other.
	<ol><li>Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or channel.</li></ol>
settling time	The time it takes for an output signal or value to stabilize after the input has changed from one value to another.



## Glossary (continued)

shift register	A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.
slave device	A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device.
SRAM	An acronym for static random access memory. A memory device where you can store and retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.
SROM	An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform flash operations. The functions of the SROM may be accessed in normal user code, operating from flash.
stop bit	A signal following a character or block that prepares the receiving device to receive the next character or block.
synchronous	<ol> <li>A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.</li> <li>A system whose operation is synchronized by a clock signal.</li> </ol>
tri-state	A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.
UART	A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.
user modules	Pre-built, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level analog and digital PSoC blocks. User modules also provide high level <i>API (Application Programming Interface)</i> for the peripheral function.
user space	The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.
V <sub>DD</sub>	A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.
V <sub>SS</sub>	A name for a power net meaning "voltage source." The most negative power supply signal.
watchdog timer	A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/go/automotive
cypress.com/go/clocks
cypress.com/go/interface
cypress.com/go/powerpsoc
cypress.com/go/plc
cypress.com/go/memory
cypress.com/go/psoc
cypress.com/go/touch
cypress.com/go/USB
cypress.com/go/wireless

## **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2010-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 001-63745 Rev. \*D

#### Revised November 4, 2014

Page 37 of 37

PSoC Designer<sup>™</sup> and Programmable System-on-Chip<sup>™</sup> are trademarks and PSoC® and CapSense® are registered trademarks of Cypress Semiconductor Corporation. Purchase of I<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors. All products and company names mentioned in this document may be the trademarks of their respective holders.