# E·XFL



Welcome to E-XFL.COM

#### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

#### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Details

Product Status	Obsolete
Туре	SC1400 Core
Interface	Host Interface, I <sup>2</sup> C, UART
Clock Rate	266MHz
Non-Volatile Memory	External
On-Chip RAM	208kB
Voltage - I/O	3.30V
Voltage - Core	1.20V
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	400-LFBGA
Supplier Device Package	400-LFBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/msc7112vf1000

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



ssignments

## 1.2 Signal List By Ball Location

**Table 1** lists the signals sorted by ball number and configuration.

Table 1. MSC7112 Signals by Ball Designator

	Signal Names					
Number	Software Controlled				Hardware	Controlled
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate
A1			ND			
A2			GI	ND		
A3			DC	QM1		
A4			DG	QS2		
A5			C	к		
A6			C	ĸ		
A7		GPIC7		GPOC7	H	D15
A8		GPIC4		GPOC4	H	D12
A9		GPIC2		GPOC2	H	D10
A10		rese	erved		Н	D7
A11		rese	erved		Н	D6
A12		rese	erved		Н	D4
A13		rese	erved		HD1	
A14		rese	erved		Н	D0
A15			GI	ND		
A16 (1L44X)			N	IC		
A16 (1M88B)	BM3	GP	ID8	GPOD7	rese	erved
A17			N	IC		
A18			N	IC		
A19			N	IC		
A20			N	IC		
B1			VD	DM		
B2			N	IC		
В3			C	S0		
B4			DC	QM2		
B5			DC	2S3		
B6			DC	280		
B7			CI	KE		
B8	WE					
В9	GPIC6 GPOC6 HD14			D14		
B10		GPIC3		GPOC3	HI	D11
B11		GPIC0		GPOC0	Н	D8
B12		rese	erved		Н	D5
B13		rese	erved		Н	D2
B14			N	IC		
B15 (1L44X)	NC					



	Signal Names					
Number		s	Software Controlle	ed	Hardware	Controlled
Number	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate
F11			V	DDM		
F12			G	ND		
F13			G	ND		
F14			G	ND		
F15			V	DIO		
F16			V	DDC		
F17			V	DDC		
F18			Ν	IC		
F19			Ν	IC		
F20			Ν	IC		
G1			G	ND		
G2			D	13		
G3			G	ND		
G4			V	DDM		
G5			V	DDM		
G6		GND				
G7	GND					
G8		GND				
G9			G	ND		
G10			G	ND		
G11			G	ND		
G12			G	ND		
G13		GND				
G14		GND				
G15			V	DIO		
G16			V	DIO		
G17			V	DDC		
G18			Ν	IC		
G19			Ν	IC		
G20	NC					
H1			D	14		
H2			D	12		
H3			D	11		
H4			V	DDM		
H5			V	DDM		
H6			G	ND		
H7			G	ND		
H8		GND				

#### Table 1. MSC7112 Signals by Ball Designator (continued)



ssignments

	Signal Names					
Number		S	Software Controlle	ed	Hardware	Controlled
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate
H9			G	ND		
H10			G	ND		
H11			G	ND		
H12			G	ND		
H13			G	ND		
H14			G	ND		
H15			VD	DIO		
H16			V <sub>D</sub>	DIO		
H17			V			
H18			N	IC		
H19		rese	erved		Н	A2
H20		rese	erved		Н	A1
J1			D	10		
J2			V <sub>C</sub>	DM		
J3			Γ	9		
J4			V <sub>C</sub>	DM		
J5		VDM				
J6			V <sub>C</sub>	DM		
J7			G	ND		
J8			G	ND		
J9			G	ND		
J10		GND				
J11		GND				
J12		GND				
J13			G	ND		
J14			G	ND		
J15			G	ND		
J16			V <sub>D</sub>	DIO		
J17			V	DDC		
J18 (1L44X)		reserved HA3			A3	
J18 (1M88B)		GPIC11		GPOC11	Н	A3
J19		reserved HACK/HACK or HRRQ/HRRQ				
J20	HDSP		reserved		HREQ/HREQ	or HTRQ/HTRQ
K1				00		
K2		GND				
K3	D8					
K4			V	DDC		
K5		V <sub>DDM</sub>				

#### Table 1. MSC7112 Signals by Ball Designator (continued)



## 2.5.2.1 PLL Multiplier Restrictions

There are two restrictions for correct usage of the PLL block:

- The input frequency to the PLL multiplier block (that is, the output of the divider) must be in the range 10.5–19.5 MHz.
- The output frequency of the PLL multiplier must be in the range 300-600 MHz.

When programming the PLL for a desired output frequency using the PLLDVF, PLLMLTF, and RNG fields, you must meet these constraints.

## 2.5.2.2 Division Factors and Corresponding CLKIN Frequency Range

The value of the PLLDVF field determines the allowable CLKIN frequency range, as shown in Table 10.

PLLDVF Field Value	Divide Factor	CLKIN Frequency Range	Comments	
0x00	1	10.5 to 19.5 MHz	Pre-Division by 1	
0x01	2	21 to 39 MHz	Pre-Division by 2	
0x02	3	31.5 to 58.5 MHz	Pre-Division by 3	
0x03	4	42 to 78 MHz	Pre-Division by 4	
0x04	5	52.5 to 97.5 MHz	Pre-Division by 5	
0x05	6	63 to 100 MHz	Pre-Division by 6	
0x06	7	73.5 to 100 MHz	Pre-Division by 7	
0x07	8	84 to 100 MHz	Pre-Division by 8	
0x08	9	94.5 to 100 MHz	Pre-Division by 9	
Note: The maximum CLKIN frequency is 100 MHz. Therefore, the PLLDVF value must be in the range from 1–9.				

Table 10. CLKIN Frequency Ranges by Divide Factor Value

## 2.5.2.3 Multiplication Factor Range

The multiplier block output frequency ranges depend on the input clock frequency as shown in Table 11.

#### Table 11. PLLMLTF Ranges

	Multiplier Block (Loop) Output Range	Minimum PLLMLTF Value	Maximum PLLMLTF Value
	$300 \leq [Pre-Divided Clock \times (PLLMLTF + 1)] \leq 600 \text{ MHz}$	300/Pre-Divided Clock	600/Pre-Divided Clock
Note:	This table results from the allowed range for F <sub>Loop</sub> . The minim frequency of the Pre-Divided Clock.	num and maximum multiplication fa	ctors are dependent on the

## 2.5.2.4 Allowed Core Clock Frequency Range

The frequency delivered to the core, extended core, and peripheral depends on the value of the CLKCTRL[RNG] bit as shown in **Table 12**.

Table 12.	F <sub>vco</sub>	Frequency	Ranges
-----------	------------------	-----------	--------

CL	KCTRL[RNG] Value	Allowed Range of F <sub>vco</sub>	
	1	$300 \le F_{vco} \le 600 \text{ MHz}$	
	0	$150 \le F_{vco} \le 300 \text{ MHz}$	
Note:	This table results from the allowed range for $F_{vco}$ , which is $F_{Loop}$ modified by CLKCTRL[RNG].		

This bit along with the CKSEL determines the frequency range of the core clock.



Figure 6 shows the DDR DRAM output timing diagram.



#### Figure 6. DDR DRAM Output Timing Diagram

Figure 7 provides the AC test load for the DDR DRAM bus.



Figure 7. DDR DRAM AC Test Load

#### Table 20. DDR DRAM Measurement Conditions

		Symbol	DDR DRAM	Unit
V <sub>TH</sub> <sup>1</sup>			V <sub>REF</sub> ± 0.31 V	V
V <sub>OUT</sub> <sup>2</sup>			$0.5  imes V_{DDM}$	V
Notes:	1. 2.	Data input threshold measurement point. Data output measurement point.		

## 2.5.5 TDM Timing

#### Table 21. TDM Timing

No.	Characteristic	Expression	Min	Max	Units
300	TDMxRCK/TDMxTCK	TC	20.0	—	ns
301	TDMxRCK/TDMxTCK High Pulse Width	0.4  imes TC	8.0	—	ns
302	TDMxRCK/TDMxTCK Low Pulse Width	0.4  imes TC	8.0	—	ns
303	TDM all input Setup time		3.0	—	ns
304	TDMxRD Hold time		3.5	—	ns
305	TDMxTFS/TDMxRFS input Hold time		2.0	—	ns
306	TDMxTCK High to TDMxTD output active		4.0	_	ns



ifications

## 2.5.6 HDI16 Signals

Table 22. Host Interface (HDI16) Timing<sup>1, 2</sup>

	Characteristics <sup>3</sup>	Mask Set 1L	44X	Mask Set 1M88B		Unit
NO.	Characteristics	Expression	Value	Expression	Value	
40	Host Interface Clock period	T <sub>HCLK</sub>	Note 1	T <sub>CORE</sub>	Note 1	ns
44a	Read data strobe minimum assertion width <sup>4</sup> HACK read minimum assertion width	$3.0  imes T_{HCLK}$	Note 11	2.0 × T <sub>CORE</sub> + 9.0	Note 11	ns
44b	Read data strobe minimum deassertion width <sup>4</sup> HACK read minimum deassertion width	$1.5  imes T_{HCLK}$	Note 11	$1.5 \times T_{CORE}$	Note 11	ns
44c	Read data strobe minimum deassertion width <sup>4</sup> after "Last Data Register" reads <sup>5,6</sup> , or between two consecutive CVR, ICR, or ISR reads <sup>7</sup> HACK minimum deassertion width after "Last Data Register" reads <sup>5,6</sup>	2.5 × T <sub>HCLK</sub>	Note 11	2.5 × T <sub>CORE</sub>	Note 11	ns
45	Write data strobe minimum assertion width <sup>8</sup> HACK write minimum assertion width	$1.5  imes T_{HCLK}$	Note 11	$1.5 \times T_{CORE}$	Note 11	ns
46	Write data strobe minimum deassertion width <sup>8</sup> HACK write minimum deassertion width after ICR, CVR and Data Register writes <sup>5</sup>	2.5 × T <sub>HCLK</sub>	Note 11	2.5 × T <sub>CORE</sub>	Note 11	ns
47	Host data input minimum setup time before write data strobe deassertion <sup>8</sup> Host data input minimum setup time before HACK write deassertion	_	3.0	_	2.5	ns
48	Host data input minimum hold time after write data strobe deassertion <sup>8</sup> Host data input minimum hold time after HACK write deassertion	_	4.0	_	2.5	ns
49	Read data strobe minimum assertion to output data active from high impedance <sup>4</sup> HACK read minimum assertion to output data active from high impedance	_	1.0	_	1.0	ns
50	Read data strobe maximum assertion to output data valid <sup>4</sup> HACK read maximum assertion to output data valid	(2.0 × T <sub>HCLK</sub> ) + 8.0	Note 11	(2.0 × T <sub>CORE</sub> ) + 8.0	Note 11	ns
51	Read data strobe maximum deassertion to output data high impedance <sup>4</sup> HACK read maximum deassertion to output data high impedance	_	8.0	_	9.0	ns
52	Output data minimum hold time after read data strobe deassertion <sup>4</sup> Output data minimum hold time after HACK read deassertion	_	1.0	_	1.0	ns
53	HCS[1–2] minimum assertion to read data strobe assertion <sup>4</sup>	—	0.0	—	0.5	ns
54	HCS[1–2] minimum assertion to write data strobe assertion <sup>8</sup>	_	0.0	_	0.0	ns
55	HCS[1-2] maximum assertion to output data valid	$(2.0 \times T_{\text{HCLK}}) + 8.0$	Note 11	$(2.0 \times T_{CORE}) + 6.0$	Note 11	ns
56	HCS[1–2] minimum hold time after data strobe deassertion <sup>9</sup>	—	0.0	—	0.5	ns
57	HA[0–3], HRW minimum setup time before data strobe assertion <sup>9</sup>	—	5.0	—	5.0	ns
58	HA[0–3], HRW minimum hold time after data strobe deassertion <sup>9</sup>	_	5.0	_	5.0	ns
61	Maximum delay from read data strobe deassertion to host request deassertion for "Last Data Register" read <sup>4, 5, 10</sup>	(3.0 × T <sub>HCLK</sub> ) + 8.0	Note 11	(3.0 × T <sub>CORE</sub> ) + 6.0	Note 11	ns
62	Maximum delay from write data strobe deassertion to host request deassertion for "Last Data Register" write <sup>5,8,10</sup>	(3.0 × T <sub>HCLK</sub> ) + 8.0	Note 11	$(3.0 \times T_{CORE})$ + 6.0	Note 11	ns
63	Minimum delay from DMA HACK (OAD=0) or Read/Write data strobe(OAD=1) deassertion to HREQ assertion.	(2.0×T <sub>HCLK</sub> ) + 1.0	Note 11	(2.0 × T <sub>CORE</sub> ) + 1.0	Note 11	ns
64	Maximum delay from DMA HACK (OAD=0) or Read/Write data strobe(OAD=1) assertion to HREQ deassertion	(5.0 × T <sub>HCLK</sub> ) + 8.0	Note 11	(5.0 × T <sub>CORE</sub> ) + 6.0	Note 11	ns



Table 22. Host Inter	face (HDI16) Timin	g <sup>1, 2</sup> (continued)
----------------------	--------------------	-------------------------------

No		Characteristics <sup>3</sup>	Mask Set 1L	.44X	Mask Set 1	188B	Unit								
NO.		Characteristics	Expression	Value	Expression	Value									
Notes	: 1.	T <sub>HCLK</sub> = 2/ (Core Clock). At 200 MHz, T <sub>HCLK</sub> = 10 ns. T <sub>COR</sub>	E = core clock period	d. At 266 M	lHz, T <sub>CORE</sub> = 3.75 n	IS.									
	2.	In the timing diagrams below, the controls pins are drawn as	s active low. The pin	polarity is	programmable.										
	3. $V_{DD} = 3.3 \text{ V} \pm 0.15 \text{ V}$ ; $T_{\perp} = -40^{\circ}\text{C}$ to +105 °C, $C_{L} = 30 \text{ pF}$ for maximum delay timings and $C_{L} = 0 \text{ pF}$ for minimum delay timin														
	4. The read data strobe is HRD/HRD in the dual data strobe mode and HDS/HDS in the single data strobe mode.														
	5. For 64-bit transfers, The "last data register" is the register at address 0x7, which is the last location to be read or written in d transfers. This is RX0/TX0 in the little endian mode (HBE = 0), or RX3/TX3 in the big endian mode (HBE = 1).														
<ol> <li>This timing is applicable only if a read from the "last data register" is followed by a read from the RXL, RXM, or RXH without first polling RXDF or HREQ bits, or waiting for the assertion of the HREQ/HREQ signal.</li> <li>This timing is applicable only if two consecutive reads from one of these registers are executed.</li> </ol>															
									8.	The write data strobe is HWR in the dual data strobe mode	and HDS in the sing	le data stro	be mode.		
									9.	The data strobe is host read (HRD/HRD) or host write (HWF	R/HWR) in the dual of	lata strobe	mode and host dat	a strobe	
		(HDS/HDS) in the single data strobe mode.													
	HTRQ/HTRQ in the	double hos	st												
request mode. HRRQ/HRRQ is deasserted only when HOTX fifo is empty, HTRQ/HTRQ is deasserted only if															
		(treat as level Host Request).													
	11.	Compute the value using the expression.													
	12.	For mask set 1M88B, the read and write data strobe minimu and dual data strobe modes is based on timings 57 and 58.	um deassertion width	n for non-"la	ast data register" ac	cesses in s	single								

Figure 10 and Figure 11 show HDI16 read signal timing. Figure 12 and Figure 13 show HDI16 write signal timing.



Figure 10. Read Timing Diagram, Single Data Strobe





Figure 11. Read Timing Diagram, Double Data Strobe



Figure 12. Write Timing Diagram, Single Data Strobe



## 2.5.8 UART Timing

No.	Characteristics	Expression	Mask Set 1L44X		Mask Set 1M88B		Unit
			Min	Max	Min	Max	
	Internal bus clock (APBCLK)	F <sub>CORE</sub> /2	—	100	—	133	MHz
_	Internal bus clock period (1/APBCLK)	T <sub>APBCLK</sub>	10.0	_	7.52	_	ns
400	URXD and UTXD inputs high/low duration	$16 \times T_{APBCLK}$	160.0	_	120.3	_	ns
401	URXD and UTXD inputs rise/fall time		_	5	_	5	ns
402	UTXD output rise/fall time		—	5		5	ns

#### Table 24. UART Timing



Figure 17. UART Input Timing



Figure 18. UART Output Timing

## 2.5.9 EE Timing

#### Table 25. EE0 Timing

Number		Characteristics	Туре	Min	
65		EE0 input to the core	Asynchronous	4 core clock periods	
66		EE0 output from the core	Synchronous to core clock	1 core clock period	
Notes: 1.	s: 1. The core clock is the SC1400 core clock. The ratio between the core clock and CLKOUT is configured during power-				
2. Configure the direction of the EE pin in the EE_CTRL register (see the <i>SC1400 Core Reference Manual</i> for details.				Reference Manual for details.	
3.	3. Refer to Table 15 for details on EE pin functionality.				

Figure 19 shows the signal behavior of the EE pin.



Figure 19. EE Pin Timing



## 2.5.10 Event Timing

#### Table 26. EVNT Signal Timing

Number			Characteristics	Туре	Min		
67			EVNT as input	Asynchronous	$1.5 \times APBCLK$ periods		
68			EVNT as output	Synchronous to core clock	1 APBCLK period		
Notes:	1.	Ref	Refer to <b>Table 24</b> for a definition of the APBCLK period.				
	2.	Direction of the EVNT signal is configured through the GPIO and Event port registers.					
	3.	Ref	Refer to the MSC711x Reference Manual for details on EVNT pin functionality.				

Figure 20 shows the signal behavior of the EVNT pin.



#### Figure 20. EVNT Pin Timing

## 2.5.11 GPIO Timing

#### Table 27. GPIO Signal Timing<sup>1,2,3</sup>

Number	Characteristics	Туре	Min					
601	GPI <sup>4.5</sup>	Asynchronous	1.5 × APBCLK periods					
602	GPO <sup>5</sup>	Synchronous to core clock	1 APBCLK period					
603	Port A edge-sensitive interrupt	Asynchronous	$1.5 \times APBCLK$ periods					
604	Port A level-sensitive interrupt	Asynchronous	$3  imes APBCLK \text{ periods}^6$					
Notes: 1. 2. 3. 4. 5.	<ol> <li>Notes: 1. Refer to Table 24 for a definition of the APBCLK period.</li> <li>2. Direction of the GPIO signal is configured through the GPIO port registers.</li> <li>3. Refer to <i>MSC711x Reference Manual</i> for details on GPIO pin functionality.</li> <li>4. GPI data is synchronized to the APBCLK internally and the minimum listed is the capability of the hardware to capture data into a register when the GPA_DR is read. The specification is not tested due to the asynchronous nature of the input and dependence on the state of the DSP core. It is guaranteed by design.</li> <li>5. The input and output signals cannot toggle faster than 50 MHz.</li> </ol>							
0.	acknowledged.	v unui the system determines (via the ser	nce routine) that the interrupt is					

Figure 21 shows the signal behavior of the GPI/GPO pin.







## 3.2 **Power Supply Design Considerations**

This section outlines the MSC7112 power considerations: power supply, power sequencing, power planes, decoupling, power supply filtering, and power consumption. It also presents a recommended power supply design and options for low-power consumption. For information on AC/DC electrical specifications and thermal characteristics, refer to **Section 2**.

## 3.2.1 **Power Supply**

The MSC7112 requires four input voltages, as shown in Table 29.

Voltage	Symbol	Value
Core	V <sub>DDC</sub>	1.2 V
Memory	V <sub>DDM</sub>	2.5 V
Reference	V <sub>REF</sub>	1.25 V
I/O	V <sub>DDIO</sub>	3.3 V

#### Table 29. MSC7112 Voltages

You should supply the MSC7112 core voltage via a variable switching supply or regulator to allow for compatibility with possible core voltage changes on future silicon revisions. The core voltage is supplied with 1.2 V (+5% and -10%) across V<sub>DDC</sub> and GND and the I/O section is supplied with 3.3 V ( $\pm$  10%) across V<sub>DDIO</sub> and GND. The memory and reference voltages supply the DDR memory controller block. The memory voltage is supplied with 2.5 V across V<sub>DDM</sub> and GND. The reference voltage is supplied across V<sub>REF</sub> and GND and must be between 0.49 × V<sub>DDM</sub> and 0.51 × V<sub>DDM</sub>. Refer to the JEDEC standard JESD8 (*Stub Series Terminated Logic for 2.5 Volts* (STTL\_2)) for memory voltage supply requirements.

## 3.2.2 Power Sequencing

One consequence of multiple power supplies is that the voltage rails ramp up at different rates when power is initially applied. The rates depend on the power supply, the type of load on each power supply, and the way different voltages are derived. It is extremely important to observe the power up and power down sequences at the board level to avoid latch-up, forward biasing of ESD devices, and excessive currents, which all lead to severe device damage.

**Note:** There are five possible power-up/power-down sequence cases. The first four cases listed in the following sections are recommended for new designs. The fifth case is not recommended for new designs and must be carefully evaluated for current spike risks based on actual information for the specific application.



ware Design Considerations

## 3.2.2.1 Case 1

The power-up sequence is as follows:

- 1. Turn on the  $V_{DDIO}$  (3.3 V) supply first.
- 2. Turn on the  $V_{DDC}$  (1.2 V) supply second.
- 3. Turn on the  $V_{DDM}$  (2.5 V) supply third.
- 4. Turn on the  $V_{REF}$  (1.25 V) supply fourth (last).

The power-down sequence is as follows:

- 1. Turn off the  $V_{REF}$  (1.25 V) supply first.
- 2. Turn off the  $V_{DDM}$  (2.5 V) supply second.
- 3. Turn off the  $V_{DDC}$  (1.2 V) supply third.
- 4. Turn of the  $V_{DDIO}$  (3.3 V) supply fourth (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down of  $V_{DDIO}$  and  $V_{DDC}$  is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for V<sub>DDC</sub> and V<sub>DDM</sub> is less than 10 ms for power-up and power-down.
- Refer to **Figure 26** for relative timing for power sequencing case 1.



Time Figure 26. Voltage Sequencing Case 1



### 3.2.2.2 Case 2

The power-up sequence is as follows:

- 1. Turn on the  $V_{DDIO}$  (3.3 V) supply first.
- 2. Turn on the  $V_{DDC}$  (1.2 V) and  $V_{DDM}$  (2.5 V) supplies simultaneously (second).
- 3. Turn on the  $V_{REF}$  (1.25 V) supply last (third).

Note: Make sure that the time interval between the ramp-up of  $V_{DDIO}$  and  $V_{DDC}/V_{DDM}$  is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the  $V_{REF}$  (1.25 V) supply first.
- 2. Turn off the  $V_{DDM}$  (2.5 V) supply second.
- 3. Turn off the  $V_{DDC}$  (1.2 V) supply third.
- 4. Turn of the  $V_{DDIO}$  (3.3 V) supply fourth (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down for V<sub>DDIO</sub> and V<sub>DDC</sub> is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for  $V_{DDC}$  and  $V_{DDM}$  is less than 10 ms for power-up and power-down.
- Refer to Figure 27 for relative timing for Case 2.



Figure 27. Voltage Sequencing Case 2



#### 3.2.2.4 Case 4

The power-up sequence is as follows:

- 1. Turn on the  $V_{DDIO}$  (3.3 V) supply first.
- 2. Turn on the  $V_{DDC}$  (1.2 V),  $V_{DDM}$  (2.5 V), and  $V_{REF}$  (1.25 V) supplies simultaneously (second).

Note: Make sure that the time interval between the ramp-up of  $V_{DDIO}$  and  $V_{DDC}$  is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the V<sub>DDC</sub> (1.2 V), V<sub>REF</sub> (1.25 V), and V<sub>DDM</sub> (2.5 V) supplies simultaneously (first).
- 2. Turn of the  $V_{DDIO}$  (3.3 V) supply last.

Use the following guidelines:

- Make sure that the time interval between the ramp-up or ramp-down time for  $V_{DDC}$  and  $V_{DDM}$  is less than 10 ms for power-up and power-down.
- Refer to **Figure 29** for relative timing for Case 4.



Figure 29. Voltage Sequencing Case 4

ware Design Considerations

#### 3.2.2.5 Case 5 (not recommended for new designs)

The power-up sequence is as follows:

- 1. Turn on the  $V_{DDIO}$  (3.3 V) supply first.
- 2. Turn on the  $V_{DDM}$  (2.5 V) supply second.
- 3. Turn on the  $V_{DDC}$  (1.2 V) supply third.
- 4. Turn on the  $V_{REF}$  (1.25 V) supply fourth (last).

Note: Make sure that the time interval between the ramp-up of  $V_{DDIO}$  and  $V_{DDM}$  is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the  $V_{REF}$  (1.25 V) supply first.
- 2. Turn off the  $V_{DDC}$  (1.2 V) supply second.
- 3. Turn off the  $V_{DDM}$  (2.5 V) supply third.
- 4. Turn of the  $V_{DDIO}$  (3.3 V) supply fourth (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down of  $V_{DDIO}$  and  $V_{DDM}$  is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for  $V_{DDC}$  and  $V_{DDM}$  is less than 2 ms for power-up and power-down.
- Refer to **Figure 30** for relative timing for power sequencing case 5.





**Note:** Cases 1, 2, 3, and 4 are recommended for system design. Designs that use Case 5 may have large current spikes on the V<sub>DDM</sub> supply at startup and is not recommended for most designs. If a design uses case 5, it must accommodate the potential current spikes. Verify risks related to current spikes using actual information for the specific application.



ware Design Considerations

## 3.2.7 Power Supply Design

One of the most common ways to derive power is to use either a simple fixed or adjustable linear regulator. For the system I/O voltage supply, a simple fixed 3.3 V supply can be used. However, a separate adjustable linear regulator supply for the core voltage  $V_{DDC}$  should be implemented. For the memory power supply, regulators are available that take care of all DDR power requirements.

Supply	Symbol	Nominal Voltage	Current Rating
Core	V <sub>DDC</sub>	1.2 V	1.5 A per device
Memory	V <sub>DDM</sub>	2.5 V	0.5 A per device
Reference	V <sub>REF</sub>	1.25 V	10 µA per device
I/O	V <sub>DDIO</sub>	3.3 V	1.0 A per device

Table 30	. Recommended	Power	Supply	Ratings
----------	---------------	-------	--------	---------

## 3.3 Estimated Power Usage Calculations

The following equations permit estimated power usage to be calculated for individual design conditions. Overall power is derived by totaling the power used by each of the major subsystems:

$$P_{TOTAL} = P_{CORE} + P_{PERIPHERALS} + P_{DDRIO} + P_{IO} + P_{LEAKAGE}$$
 Eqn. 3

This equation combines dynamic and static power. Dynamic power is determined using the generic equation:

$$C \times V^2 \times F \times 10^{-3} mW$$
 Eqn. 4

where,

C = load capacitance in pF

V = peak-to-peak voltage swing in V

F = frequency in MHz

## 3.3.1 Core Power

Estimation of core power is straightforward. It uses the generic dynamic power equation and assumes that the core load capacitance is 750 pF, core voltage swing is 1.2 V, and the core frequency is 200 MHz or 266 MHz. This yields:

$$P_{CORE} = 750 \ pF \times (1.2 \ V)^2 \times 200 \ MHz \times 10^{-3} = 216 \ mW$$
 Eqn. 5

$$P_{CORE} = 750 \ pF \times (1.2 \ V)^2 \times 266 \ MHz \times 10^{-3} = 287 \ mW$$
 Eqn. 6

This equation allows for adjustments to voltage and frequency if necessary.



## 3.4.2 Reset Configuration Pins

**Table 31** shows the MSC7112 reset configuration signals. These signals are sampled at the deassertion (rising edge) of PORESET. For details, refer to the Reset chapter of the *MSC711x Reference Manual*.

Signal	Description	Settings		
BM[1-0]	Determines boot mode.	0	Boot from HDI16 port.	
		01	Boot from I2C.	
		1x	Reserved.	
SWTE	Determines watchdog functionality.	0	Watchdog timer disabled.	
		1	Watchdog timer enabled.	
HDSP	Configures HDI16 strobe polarity.	0	Host Data strobes active low.	
		1	Host Data strobes active high.	
H8BIT	Configures HDI16 operation mode.	0	HDI16 port configured for 16-bit operation.	
		1	HDI16 port configured for 8-bit operation.	

Table 31. Reset Configuration Signals

## 3.4.3 Boot

After a power-on reset, the PLL is bypassed and the device is directly clocked from the CLKIN pin. Using this input clock, the system initializes using the boot loader program that resides in the internal ROM. After initialization, the DSP core can enable the PLL and start the device operating at a higher speed. The MSC7112 can boot from an external host through the HDI16 or download a user program through the I<sup>2</sup>C port. The boot operating mode is set by configuring the BM[1–0] signals sampled at the rising edge of PORESET, as shown in **Table 32**.

 Table 32. Boot Mode Settings

BM1	BM0	Boot Source
0	0	External host via HDI16 with the PLL disabled.
0	1	l <sup>2</sup> C.
1	0	External host via the HDI16 with the PLL enabled.
1	1	Reserved.

## 3.4.3.1 HDI16 Boot

If the MSC7112 device boots from an external host through the HDI16, the port is configured as follows:

- Operate in Non-DMA mode.
- Operate in polled mode on the device side.
- Operate in polled mode on the external host side.
- External host must write four 16-bit values at a time with the first word as the most significant and the fourth word as the least significant.

When booting from a power-on reset, the HDI16 is additionally configurable as follows:

- 8- or 16-bit mode as specified by the H8BIT pin.
- Data strobe as specified by the HDSP and HDDS pins.

These pins are sampled only on the deassertion of power-on reset. During a boot from a hard reset, the configuration of these pins is unaffected.

**Note:** When the HDI16 is used for booting or other purposes, bit 0 is the least significant bit and not the most significant bit as for other DSP products.

ware Design Considerations

## 3.5.3 General Routing

The general routing considerations for the DDR are as follows:

- All DDR signals must be routed next to a solid reference:
  - For data, next to solid ground planes.
  - For address/command, power planes if necessary.
- All DDR signals must be impedance controlled. This is system dependent, but typical values are 50-60 ohm.
- Minimize other cross-talk opportunities. As possible, maintain at least a four times the trace width spacing between all DDR signals to non-DDR signals.
- Keep the number of vias to a minimum to eliminate additional stubs and capacitance.
- Signal group routing priorities are as follows:
  - DDR clocks.
  - Route MVTT/MVREF.
  - Data group.
  - Command/address.
- Minimize data bit jitter by trace matching.

## 3.5.4 Routing Clock Distribution

The DDR clock distribution considerations are as follows:

- DDR controller supports six clock pairs:
  - 2 DIMM modules.
  - Up to 36 discrete chips.
- For route traces as for any other differential signals:
  - Maintain proper difference pair spacing.
  - Match pair traces within 25 mm.
- Match all clock traces to within 100 mm.
- Keep all clocks equally loaded in the system.
- Route clocks on inner critical layers.

## 3.5.5 Data Routing

The DDR data routing considerations are as follows:

- Route each data group (8-bits data + DQS + DM) on the same layer. Avoid switching layers within a byte group.
- Take care to match trace lengths, which is extremely important.
- To make trace matching easier, let adjacent groups be routed on alternate critical layers.
- Pin swap bits within a byte group to facilitate routing (discrete case).
- Tight trace matching is recommended within the DDR data group. Keep each 8-bit datum and its DM signal within ± 25 mm of its respective strobe.
- Minimize lengths across the entire DDR channel:
  - Between all groups maintain a delta of no more than 500 mm.
  - Allows greater flexibility in the design for readjustments as needed.
- DDR data group separation:
  - If stack-up allows, keep DDR data groups away from the address and control nets.
  - Route address and control on separate critical layers.
  - If resistor networks (RNs) are used, attempt to keep data and command lines in separate packages.

## 3.6 Connectivity Guidelines

This section summarizes the connections and special conditions, such as pull-up or pull-down resistors, for the MSC7112 device. Following are guidelines for signal groups and configuration settings:

- Clock and reset signals.
  - SWTE is used to configure the MSC7112 device and is sampled on the deassertion of PORESET, so it should be tied to V<sub>DDC</sub> or GND either directly or through pull-up or pull-down resistors until PORESET is deasserted. After PORESET, this signal can be left floating.
  - BM[0–1] configure the MSC7112 device and are sampled until PORESET is deasserted, so they should be tied to V<sub>DDIO</sub> or GND either directly or through pull-up or pull-down resistors.
  - **HRESET** should be pulled up.
- Interrupt signals. When used, **IRQ** pins must be pulled up.
- HDI16 signals.
  - When they are configured for open-drain, the HREQ/HREQ or HTRQ/HTRQ signals require a pull-up resistor. However, these pins are also sampled at power-on reset to determine the HDI16 boot mode and may need to be pulled down. When these pins must be pulled down on reset and pulled up otherwise, a buffer can be used with the HRESET signal as the enable.
  - When the device boots through the HDI16, the HDDS, HDSP and H8BIT pins should be pulled up or down, depending on the required boot mode settings.
- $I^2C$  signals. The SCL and SDA signals, when programmed for  $I^2C$ , requires an external pull-up resistor.
- *General-purpose I/O (GPIO) signals*. An unused GPIO pin can be disconnected. After boot, program it as an output pin.
- Other signals.
  - The  $\overline{\mathsf{TEST0}}$  pin must be connected to ground.
  - The TPSEL pin should be pulled up to enable debug access via the EOnCE port and pulled down for boundary scan.
  - Pins labelled NO CONNECT (NC) must not be connected.
  - When a 16-pin double data rate (DDR) interface is used, the 16 unused data pins should be no connects (floating) if the used lines are terminated.
  - Do not connect DBREQ to DONE (as you would for the MSC8101 device). Connect DONE to one of the EVNT pins, and DBREQ to HRRQ.

## 4 Ordering Information

Consult a Freescale Semiconductor sales office or authorized distributor to determine product availability and place an order.

Part	Supply Voltage	Package Type	Pin Count	Core Frequency (MHz)	Solder Spheres	Order Number
MSC7112 (mask 1L44X	1.2 V core 2.5 V mem. 3.3 V I/O	Molded Array Process-Ball Grid Array (MAP-BGA)	400	200	Lead-free Lead-bearing	MSC7112VM800 MSC7112VF800
MSC7112 (mask 1M88B)	1.2 V core 2.5 V mem 3.3 V I/O	Molded Array Process-Ball Grid Array (MAP-BGA)	400	266	Lead-free Lead-bearing	MSC7112VM1000 MSC7112VF1000

#### How to Reach Us:

Home Page: www.freescale.com

#### Web Support: http://www.freescale.com/support

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MSC7112 Rev. 11 4/2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale™, the Freescale logo, CodeWarrior, fieldBIST, and StarCore are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004, 2008. All rights reserved.

