



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	CSIO, I ² C, LINbus, SmartCard, UART/USART
Peripherals	I ² S, LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 6x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-WFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e1c12b0agn20000

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





□ Sub clock: 32.768 kHz □ Built-in high-speed CR clock: 8 MHz □ Built-in low-speed CR clock: 100 kHz □ Main PLL clock 8MHz to 16MHz (Input), 75MHz to 150MHz (Output)

Resets

- □ Reset request from the INITX pin
- □ Power on reset
- □ Software reset
- Watchdog timer reset
- Low-voltage detection reset
- □ Clock supervisor reset

Clock Supervisor (CSV)

The Clock Supervisor monitors the failure of external clocks with a clock generated by a built-in CR oscillator.

- If an external clock failure (clock stop) is detected, a reset is asserted.
- If an external frequency anomaly is detected, an interrupt or a reset is asserted.

Low-Voltage Detector (LVD)

This series monitors the voltage on the VCC pin with a 2-stage mechanism. When the voltage falls below a designated voltage, the Low-voltage Detector generates an interrupt or a reset.

- LVD1: monitor V_{CC} and error reporting via an interrupt
- LVD2: auto-reset operation

Low Power Consumption Mode

This series has six low power consumption modes.

- ■Sleep
- Timer
- ■RTC
- ■Stop
- Deep standby RTC (selectable between keeping the value of RAM and not)
- Deep standby Stop (selectable between keeping the value of RAM and not)

Peripheral Clock Gating

The system can reduce the current consumption of the total system with gating the operation clocks of peripheral functions not used.

Debug

- Serial Wire Debug Port (SW-DP)
- Micro Trace Buffer (MTB)

Un<mark>iqu</mark>e ID

A 41-bit unique value of the device has been set.

Power Supply

■Wide voltage range: VCC = 1.65V to 3.6 V

Table of Contents

Features	1
1. Product Lineup	5
2. Packages	6
3. Pin Assignment	7
4. List of Pin Functions	13
5. I/O Circuit Type	26
6. Handling Precautions	31
6.1 Precautions for Product Design	31
6.2 Precautions for Package Mounting	32
6.3 Precautions for Use Environment	34
7. Handling Devices	35
8. Block Diagram	38
9. Memory Map	39
10. Pin Status in Each CPU State	42
11. Electrical Characteristics	45
11.1 Absolute Maximum Ratings	45
11.2 Recommended Operating Conditions	46
11.3 DC Characteristics	47
11.3.1 Current Rating	47
11.3.2 Pin Characteristics	52
11.4 AC Characteristics	53
11.4.1 Main Clock Input Characteristics	53
11.4.2 Sub Clock Input Characteristics	54
11.4.3 Built-in CR Oscillation Characteristics	55
11.4.4 Operating Conditions of Main PLL (In the Case of Using the Main Clock as the Input Clock of the PLL)	56
11.4.5 Operating Conditions of Main PLL (In the Case of Using the Built-in High-Speed CR Clock as the Input Clock	
of the Main PLL)	56
11.4.6 Reset Input Characteristics	57
11.4.7 Power-on Reset Timing	57
11.4.8 Base Timer Input Timing	58
11.4.9 CSIO/SPI/UART Timing	59
11.4.10 External Input Timing	76
11.4.11 I ² C Timing / I2C Slave Timing	77
11.4.12 I ² S Timing (MFS-I2S Timing)	78
11.4.13 Smart Card Interface Characteristics	80
11.4.14 SW-DP Timing	81
11.5 12-bit A/D Converter	82
11.6 Low-Voltage Detection Characteristics	85
11.6.1 Low-Voltage Detection Reset	85
11.6.2 Low-Voltage Detection Interrupt	86
11.7 Flash Memory Write/Erase Characteristics	87
11.8 Return Time from Low-Power Consumption Mode	88
11.8.1 Return Factor: Interrupt/WKUP	88
11.8.2 Return Factor: Reset	90
12. Ordering Information	92
13. Package Dimensions	93
Document History	99
Sales, Solutions, and Legal Information	100

WNY048



Note:

The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.

			Pin no.				
Pin function	Pin name	Function description	LQFP-64 QFN-64	LQFP-48 QFN-48	LQFP-32 QFN-32		
	SIN4_1	Multi-function serial interface ch.4 input pin	38	27	-		
Multi-function Serial 4	SOT4_1 (SDA4_1)	Multi-function serial interface ch.4 output pin. This pin operates as SOT4 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA4 when used as an I2C pin (operation mode 4).	37	26	-		
	SCK4_1 (SCL4_1)	Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4 when used as a CSIO (operation mode 2) and as SCL4 when used as an I2C pin (operation mode 4).	36	-	-		
	CTS4_1	Multi-function serial interface ch4 CTS input pin	35	-	-		
	RTS4_1	Multi-function serial interface ch4 RTS output pin	34	-	-		
	SIN6_1	Multi-function serial interface ch.6 input pin	8	8	7		
	SOT6_1 (SDA6_1)	Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA6 when used as an I2C pin (operation mode 4).	7	7	6		
Multi-function Serial 6	SCK6_1 (SCL6_1)	Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when used as a CSIO (operation mode 2) and as SCL6 when used as an I2C pin (operation mode 4).	6	6	5		
	SCS60_1	Multi-function serial interface ch.6 serial chip select 0 input/output pin.	5	5	-		
	SCS61_1	Multi-function serial interface ch.6 serial chip select 1 output pin.	9	9	-		
	SCS62_1	Multi-function serial interface ch.6 serial chip select 2 output pin.	10	-	-		
	SIN7_1	Multi-function serial interface ch.7 input pin	26	18	-		
Multi-function Serial 7	SOT7_1 (SDA7_1)	Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA7 when used as an I2C pin (operation mode 4).	25	17	-		
	SCK7_1 (SCL7_1)	Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when used as a CSIO (operation mode 2) and as SCL7 when used as an I2C pin (operation mode 4).	24	16	_		



Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5 °C and 30 °C.

When you open Dry Package that recommends humidity 40% to 70% relative humidity.

- (3) When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 $M\Omega$).

Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.

- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

Using an External Clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.

Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.

However in the Deep Standby mode, an external clock as an input of the sub clock cannot be used.



Handling when Using Multi-Function Serial Pin as I²C Pin

If it is using the multi-function serial pin as I²C pins, P-ch transistor of digital output is always disabled. However, I²C pins need to keep the electrical characteristic like other pins and not to connect to the external I²C bus system with power OFF.

C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (Cs) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7 µF would be recommended for this series.

Incidentally, the C pin becomes floating in Deep standby mode.



Mode Pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.



*: See "S6E1C1/C3 Series Flash Programming Manual" to check details of the Flash memory.

Туре

This indicates a pin status type that is shown in "pin list table" in "4. List of Pin Functions"

Selected Pin function

This indicates a pin function that is selected by user program.

CPU state

This indicates a state of the CPU that is shown below.

- (1) Reset state. CPU is initialized by Power-on reset or a reset due to low Power voltage supply.
- (2) Reset state.

CPU is initialized by INITX input signal or system initialization after power on reset.

- (3) Run mode or SLEEP mode state.
- (4) Timer mode, RTC mode or STOP mode state.
- The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to "0".
 Timer mode, RTC mode or STOP mode state.
- (5) The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to "1".
- (6) Deep standby STOP mode or Deep standby RTC mode state,
- The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to "0" Deep standby STOP mode or Deep standby RTC mode state,
- (7) The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to "1"
 Run mode state after returning from Deep Standby mode.
- (8) (I/O state hold function(CONTX) is fixed at 1)

Each pin status

The meaning of the symbols in the pin status table is as follows.

- IS Digital output is disabled. (Hi-Z) Pull up register is off. Digital input is shut off by fixed 0.
- IE Digital output is disabled. (Hi-Z) Pull up register is off. Digital input is not shut off.
- IP Digital output is disabled. (Hi-Z) Pull up register is defined by the value of the PCR register. Digital input is not shut off.
- IE/IS Digital output is disabled. (Hi-Z) Pull up register is off. Digital input is shut off in case of the OSC stop. Digital input is not shut off in case of the OSC operation.
- OE The OSC is in operation state. However, it may be stopped in some operation mode of the CPU.
- For detail, see chapter "Low Power Consumption Mode" in peripheral manual.
- OS The OSC is in stop state. (Hi-Z)
- PC Digital output and pull up register is controlled by the register in the GPIO or peripheral function. Digital input is not shut off
- CP Digital output is controlled by the register in the GPIO or peripheral function. Pull up register is off. Digital input is not shut off.
- HC Digital output and pull up register is maintained the status that is immediately prior to entering the current CPU state. Digital input is not shut off
- HS Digital output and pull up register is maintained the status that is immediately prior to entering the current CPU state. Digital input is shut off
- GS Digital output and pull up register is copied the GPIO status that is immediately prior to entering the current CPU state and the status is maintained. Digital input is shut off

Additional note

Additional note is described below.

- *1 In this type, when internal oscillation function is selected, digital output is disabled. (Hi-Z) pull up register is off, digital input is shut off by fixed 0.
- *2 In this type, when Digital I/O function is selected, internal oscillation function is disabled.
- *3 In this type, when analog input function is selected, digital output is disabled, (Hi-Z). pull up register is off, digital input is shut off by fixed 0.
- *4 In this type, when Digital I/O function is selected, analog input function is not available.
- *5 In this case, PCR register is initialized to "1". Pull up register is on.
- *6 This pin does not have pull up register.

11. Electrical Characteristics

11.1 Absolute Maximum Ratings

Baramotor	Symbol	Ra	ting	Unit	Pomarks	
Falailletei	Symbol	Min	Max	Unit	Remarks	
Power supply voltage*1, *2	Vcc	Vss - 0.5	Vss + 4.6	V		
Analog reference voltage*1, *3	AVRH	Vss - 0.5	V _{SS} + 4.6	V		
Input voltage*1	VI	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 4.6 V)	V		
		V _{SS} - 0.5	V _{SS} + 6.5	V	5 V tolerant	
Analog pin input voltage*1	VIA	Vss - 0.5	V _{CC} + 0.5 (≤ 4.6 V)	V		
Output voltage*1	Vo	Vss - 0.5	Vcc + 0.5 (≤ 4.6 V)	V		
L level maximum output current*4	lol	-	10	mA	4 mA type	
L level average output current*5	IOLAV	-	4	mA	4 mA type	
L level total maximum output current	Σlol	-	100	mA		
L level total average output current*6	ΣIOLAV	-	50	mA		
H level maximum output current*4	Іон	-	- 10	mA	4 mA type	
H level average output current*5	Іонач	-	- 4	mA	4 mA type	
H level total maximum output current	ΣІон	-	- 100	mA		
H level total average output current*6	ΣΙομαν	-	- 50	mA		
Power consumption	PD	-	200	mW		
Storage temperature	TSTG	- 55	+ 150	°C		

*1: These parameters are based on the condition that Vss= 0 V.

*2: Vcc must not drop below Vss - 0.5 V.

*3: Ensure that the voltage does not to exceed Vcc + 0.5 V at power-on.

*4: The maximum output current is the peak value for a single pin.

*5: The average output is the average current for a single pin over a period of 100 ms.

*6: The total average output current is the average current for all pins over a period of 100 ms.

<WARNING>

 Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

_	Symbol					alue			
Parameter	(Pin Name)		Conditions		Тур	Max	Unit	Remarks	
				Ta=25°C Vcc=3.3 V	0.58	1.85	μA	*1, *2	
			RAM off	Ta=25°C Vcc=1.65 V	0.56	1.83	μA	*1, *2	
	Іссно	Deep standby		Ta=105°C Vcc=3.6 V	-	46	μA	*1, *2	
	(VCC)	Stop mode	RAM on	Ta=25°C Vcc=3.3 V	0.78	6.6	μA	*1, *2	
				Ta=25°C Vcc=1.65 V	0.76	6.6	μA	*1, *2	
Power				Ta=105°C Vcc=3.6 V	-	88	μA	*1, *2	
current		Deep standby	RAM off	Ta=25°C Vcc=3.3 V	1.16	2.4	μA	*1, *2	
				Ta=25°C Vcc=1.65 V	1.15	2.4	μA	*1, *2	
				Ta=105°C Vcc=3.6 V	-	46	μA	*1, *2	
	(VCC)	RTC mode	RAM on	Ta=25°C Vcc=3.3 V	1.37	7.2	μA	*1, *2	
				Ta=25°C Vcc=1.65 V	1.35	7.2	μA	*1, *2	
				Ta=105°C Vcc=3.6 V	-	88	μA	*1, *2	

*1: All ports are fixed. LVD off. *2: When CALDONE bit(CAL_CTL:CALDONE) is "1". In case of "0", Bipolar Vref current is added.

11.3.2 Pin Characteristics

(V_{CC} = 1.65 V to 3.6 V, V_{SS}= 0 V, T_A=- 40°C to +105°C)

Parameter	Symbol	Pin Name	Conditions		Value		Unit	Remarks
	2,			Min	Тур	Max		
H level input		CMOS hysteresis	V _{CC} ≥ 2.7 V	Vcc × 0.8		Vcc +0.3	V	
voltage (hysteresis	Vihs	input pin, MD0	V _{CC} < 2.7 V	V _{CC} × 0.7		10.0	Ŷ	
input)		5 V tolerant input pin	V _{CC} ≥ 2.7 V V _{CC} < 2.7 V	Vcc × 0.8 Vcc × 0.7	-	V _{SS} +5.5	V	
L level input		CMOS hysteresis	V _{CC} ≥ 2.7 V	V _{SS} - 0.3	-	Vcc × 0.2	v	
voltage (hysteresis input)	VILS	MD0	V _{CC} < 2.7 V			Vcc × 0.3		
		5 V tolerant	V _{CC} ≥ 2.7 V	V 0.2	-	V _{CC} × 0.2	V	
		input pin	Vcc < 2.7 V	Vss - 0.3	-	Vcc × 0.3	V	
H level	Vон	4 mA type	V _{cc} ≥ 2.7 V, І _{он} = - 4 mA	V _{CC} - 0.5	_	Vcc	V	
output voltage			V _{CC} < 2.7 V, Іон = - 2 mA	Vcc - 0.45				
L level	Vol		Vcc ≥ 2.7 V, Io∟ 4 mA	Vice		0.4	V	
output voltage		4 mA type	V _{CC} < 2.7 V, I _{OL} =2 mA	V 55		0.4	v	
Input leak current	lı∟	-	-	- 5	-	+ 5	μA	
Pull-up		Dullumaia	V _{CC} ≥ 2.7 V	21	33	48	1.0	
value	K PU	Pull-up pin	V _{CC} < 2.7 V	-	-	88	KΩ	
Input capacitance	C _{IN}	Other than VCC, VSS, AVRH	-	-	5	15	pF	

11.4.4 Operating Conditions of Main PLL

(In the Case of Using the Main Clock as the Input Clock of the PLL)

 $(V_{CC}= 1.65 \text{ V to } 3.6 \text{ V}, \text{ V}_{SS}= 0 \text{ V}, \text{ T}_{A}=-40^{\circ}\text{C to }+105^{\circ}\text{C})$

Parameter	Symbol	Value			Unit	Pomarka	
Farameter	Symbol	Min	Тур	Max	Unit	Remarks	
PLL oscillation stabilization wait time*1 (LOCK UP time)	tlock	50	-	-	μs		
PLL input clock frequency	FPLLI	8	-	16	MHz		
PLL multiple rate	-	5	-	18	multiple		
PLL macro oscillation clock frequency	F _{PLLO}	75	-	150	MHz		
Main PLL clock frequency*2	FCLKPLL	-	-	40	MHz		

*1: The wait time is the time it takes for PLL oscillation to stabilize.

*2: For details of the main PLL clock (CLKPLL), refer to "Chapter: Clock" in "FM0+ Family Peripheral Manual".



11.4.5 Operating Conditions of Main PLL

(In the Case of Using the Built-in High-Speed CR Clock as the Input Clock of the Main PLL)

(Vcc= 1.65 V to 3.6 V, Vss= 0 V, Ta=- 40°C to +105°C)

Parameter	Symbol	Value			Unit	Pomarks
Falanetei		Min	Тур	Max	Unit	Remarks
PLL oscillation stabilization wait time*1 (LOCK UP time)	tlock	50	-	-	μs	
PLL input clock frequency	FPLLI	7.84	8	8.16	MHz	
PLL multiple rate	-	9	-	18	multiple	
PLL macro oscillation clock frequency	Fpllo	75	-	150	MHz	
Main PLL clock frequency*2	FCLKPLL	-	-	40.8	MHz	

*1: The wait time is the time it takes for PLL oscillation to stabilize.

*2: For details of the main PLL clock (CLKPLL), refer to "Chapter: Clock" in "FM0+ Family Peripheral Manual".

Note:

For the main PLL source clock, input the high-speed CR clock (CLKHC) whose frequency and temperature have been trimmed. When setting PLL multiple rate, please take the accuracy of the built-in High-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.



When Using CSIO/SPI Chip Select (SCINV=1, CSLVL=0)

(V_{CC}= 1.65 V to 3.6 V, V_{SS}= 0 V, T_A=- 40°C to +105°C)

Paramotor	Symbol	Conditions	Vcc < 2	2.7 V	V _{cc} ≥ 2	Unit		
Falameter	Symbol	Conditions	Min	Max	Min	Мах	Sint	
SCS↑→SCK↑ setup time	tcssi		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns	
SCK↓→SCS↓ hold time	t _{CSHI}	Master mode	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns	
SCS deselect time	tcsdi		(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns	
SCS↑→SCK↑ setup time	tcsse		3tcycp+30	-	3tcycp+30	-	ns	
SCK↓→SCS↓ hold time	tcshe		0	-	0	-	ns	
SCS de <mark>sele</mark> ct time	t CSDE	Slave mode	3tcycp+30	-	3tcycp+30	-	ns	
SCS↑→SOT delay time	tDSE		-	55	-	40	ns	
SCS↓→SOT delay time	tDEE		0	-	0	-	ns	

*1: CSSU bit value × serial chip select timing operating clock cycle.

*2: CSHD bit value × serial chip select timing operating clock cycle.

*3: CSDS bit value x serial chip select timing operating clock cycle. Irrespective of CSDS bit setting, 5tcyce or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.

Notes:

- t_{CYCP} indicates the APB bus clock cycle time.
 For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram".
- For information about CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".

These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SCSIx_1 is not guaranteed.

- When the external load capacitance $C_L=30 \text{ pF}$.

11.4.13 Smart Card Interface Characteristics

($(V_{cc} = 1)$	1 65 \	V to	361	Vee=	- 0 V	T_=-	40°C	to -	+105°	C)
١	(VUU-	1.00	vio	J.U V	, v SS-	- U v,	I A	70 0	10	F100 V	\cup

Paramotor	Symbol	Pin Name	Conditions	Va	lue	Unit	Romarks
Falameter	Symbol	Fill Name	Conditions	Min	Max	Onit	Neillai K5
	4	ICx_VCC,	C∟=30 pF	4	20		
Output rising time	τ _R	ICx_RST,		4	20	ns	
Output folling time	+	ICx_CLK,		4	20	ns	
	τ _F	ICx_DATA					
Output clock frequency	f _{CLK}			-	20	MHz	
Duty cycle	Δ			45%	55%		

External pull-up resistor (20 k Ω to 50 k Ω) must be applied to ICx_CIN pin when it's used as smart card reader function.

11.6 Low-Voltage Detection Characteristics

11.6.1 Low-Voltage Detection Reset

(T_A=-40°C to +105°C)

Parameter	Symbol	Conditions		Value		Unit	Pomarks	
Falameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
Detected voltage	VDL	Fixed ^{*1}	1.38	1.50	1.60	V	When voltage drops	
Released voltage	VDH	Fixed	1.43	1.55	1.65	V	When voltage rises	
LVD stabilization wait time	T _{LVDW}	-	-	-	8160x tcycp*2	μs		
LVD detection delay time	TLVDDL	-	-	-	200	μs		

*1: The value of low voltage detection reset is always fixed.

*2: tcycp indicates the APB1 bus clock cycle time.

WNU032 VERY THIN PLASTIC QUAD FLAT NO LEAD PACKAGES



SYMBOL	MILLIMETER				
	MIN.	NOM.	MAX.	NOTE	1. DIMENSIONING AND TOLERANCINC CONFORMS TO ASME Y14.5-1994.
		-			2. ALL DIMENSIONS ARE IN MILLIMETERS.
A	—		0.80	PROFILE	3. N IS THE TOTAL NUMBER OF TERMINALS.
A1	0.00		0.05	TERMINAL HEIGHT	Addimension to applies to metallized terminal and is measured between 0.15 and
D	5.00 BSC			BODY SIZE	0.30mm FROM TERMINAL TIPJIF THE TERMINAL FAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION "D'SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
E	5.00 BSC			BODY SIZE	AND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.
b	0.20	0.25	0.30	TERMINAL WIDTH	8. MAX. PACKAGE WARPAGE IS 0.05mm.
D2	3.20 BSC			EXPOSED PAD SIZE	7. MAXIMUM ALLOWABLE BURRS IS 0.078mm IN ALL DIRECTIONS.
E2	3.20 BSC			EXPOSED PAD SIZE	Repin #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
е	0.50 BSC			TERMINAL PITCH	BILATERAL COPLAVARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS
C	0.25 REF			EXPOSED PAD CHAMFER	
L	0.35	0.40	0.45	TERMINAL LENGTH	
N	32			TERMINAL COUNT	
aaa	0.10				
bbb	0.10				
CCC	0.10				
ddd	0.05				
eee	0.08				
fff	0.10				Rev. 0A

Document History

Document Title: S6E1C1 Series 32-bit ARM[®] Cortex[®]-M0+ FM0+ Microcontroller Document Number: 002-00234

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4896074	ТЕКА	08/31/2015	New Spec.
*A	4955136	ТЕКА	10/9/2015	AC/DC characteristics updated. Typo fixed in "List of Pin Functions".
*B	5158709	УИКТ	03/04/2016	Added the frequency value of "Ta = - 10°C to + 105°C" on "11.4.3 Built-in CR Oscillation Characteristics". Added the remark of "VCC < 0.2V" on "11.4.7 Power-on Reset Timing". Added the measure condition(*9) of ICC on "11.3.1 Current Rating". Changed the package outlines to cypress format on "13. Package Dimensions". Changed the package codes to cypress codes on "3. Pin Assignment" and "12. Ordering Information".
*C	5760029	MBGR	06/01/2017	Consolidated the S6E1C datasheets in a single specification 002-00233, Rev. *D.