

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	MIPS-II
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	133MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	-
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/79rc32v332-133dhgi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

IDT 79RC32332

Serial Peripheral Interface (SPI) master mode interface

UART Interface

- 16550 compatible UART
- Baud rate support up to 1.5 Mb/s

Memory & Peripheral Controller

- 6 banks, up to 8MB per bank
- Supports 8-,16-, and 32-bit interfaces
- Supports Flash ROM, SRAM, dual-port memory, and peripheral devices
- Supports external wait-state generation
- 8-bit boot PROM support
- Flexible I/O timing protocols

4 DMA Channels

- 4 general purpose DMA, each with endianess swappers and byte lane data alignment
- Supports scatter/gather, chaining via linked lists of records
- Supports memory-to-memory, memory-to-I/O, memory-to-PCI, PCI-to-PCI, and I/O-to-I/O transfers
- Supports unaligned transfers
- Supports burst transfers
- Programmable DMA bus transactions burst size (up to 16 bytes)

PCI Bus Interface

- 32-bit PCI, up to 50 MHz
- Revision 2.2 compatible
- Target or master
- Host or satellite
- Two slot PCI arbiter
- Serial EEPROM support, for loading configuration registers
- Off-the-shelf development tools
- JTAG Interface (IEEE Std. 1149.1 compatible)
- + 208 QFP Package

- 3.3V or 2.5V core supply with 3.3V I/O supply
- 3.3V core supply is 5V I/O tolerant
- EJTAG in-circuit emulator interface

CPU Execution Core

The RC32332 integrates the RISCore 32300, the same CPU core found in the award-winning RC32364 microprocessor. The RISCore 32300 implements the Enhanced MIPS-II ISA. Thus, it is upwardly compatible with applications written for a wide variety of MIPS architecture processors, and it is kernel compatible with the modern operating systems that support IDT's 64-bit RISController product family. The RISCore 32300 was explicitly defined and designed for integrated processor products such as the RC32332. Key attributes of the execution core found within this product include:

- High-speed, 5-stage scalar pipeline executes to 150MHz. This high performance enables the RC32332 to perform a variety of performance intensive tasks, such as routing, DSP algorithms, etc.
- 32-bit architecture with enhancements of key capabilities. Thus, the RC32332 can execute existing 32-bit programs, while enabling designers to take advantage of recent advances in CPU architecture.
- Count leading-zeroes/ones. These instructions are common to a wide variety of tasks, including modem emulation, voice over IP compression and decompression, etc.
- Cache PREFetch instruction support, including a specialized form intended to help memory coherency. System programmers can allocate and stage the use of memory bandwidth to achieve maximum performance.
- 8KB of 2-way set associative instruction cache




Figure 2 RC32332 Based System Diagram

IDT 79RC32332

Secondly, the RC32332 implements additional reporting signals intended to simplify the task of system debugging when using a logic analyzer. This product allows the logic analyzer to differentiate transactions initiated by DMA from those initiated by the CPU and further allows CPU transactions to be sorted into instruction fetches vs. data fetches.

Finally, the RC32332 implements a full boundary scan capability, allowing board manufacturing diagnostics and debug.

Packaging

The RC32332 is packaged using a 208 Quad Flat Pack (QFP) package.

Thermal Considerations

The RC32332 consumes less than 2.0 W peak power. The device is guaranteed in an ambient temperature range of 0° to +70° C for commercial temperature devices; -40° to +85° C for industrial temperature devices.

Revision History

November 15, 2000: Initial publication.

December 12, 2000: Changed Max values for cpu_masterclock period in Table 5 and added footnote. In Table 1, added 2nd alternate function for spi_mosi, spi_miso, spi_sck. In Table 11, added "2" in Alt column for pins 186, 187, 188. In RC32332 Alternate Signal Functions table, added pin names in Alt #2 column for pins 186, 187, 188.

January 4, 2001: In Table 6 under Interrupt Handling, changed Tdoh9 to Thld13 and moved the values for Tsu9 from the Max to the Min column.

February 23, 2001: In Table 1, changed alternate function for uart_tx[0] from PIO[3] to PIO[1]. In Table 11, changed the number of alternate pins for Pin 156 from 1 to 2. In Table 12, added PIO[7] to Alt #2 column for Pin 156 and changed PIO[3] to PIO[1] for Pin 207.

March 13, 2001: Changed upper ambient temperature for industrial and commercial uses from +70 $^{\circ}$ C to +85 $^{\circ}$ C.

June 7, 2001: In the Clock Parameters table, added footnote 3 to output_clk category and added NA to Min and Max columns. In Figure 3 (Reset Specification), enhanced signal line for cpu_masterclk. In Local System Interface section of AC Timing Characteristics table, changed values in Min column for last category of signals (Tdoh3) from 1.5 to 2.5 for both speeds. In SDRAM Controller section of same table, changed values in Min column for last category of signals (9 signals) from 1 to 2.5 for both speeds.

September 14, 2001: In the Reset category of Table 6: switched mem_addr[19:17] from Tsu22 and Thld22 to Tsu10 and Thld10; switched mem_addr[22:20] from Tsu10 and Thld10 to Tsu22 and Thld22; moved ejtag_pcst[2:0] from Reset to Debug Interface category under Tsu20 and Thld20.

November 1, 2001: Added Input Voltage Undershoot parameter and 2 footnotes to Table 10. Changed to DH package.

May 2, 2002: Changed from PCI 2.1 to 2.2 compliant. Added 512 MB SDRAM support. Changed upper ambient temperature for commercial uses back from +85° C to +70° C (changed erroneously from 70 to 85 on March 13, 2001). Added Reset State Status column to Table 1. Revised description of jtag_trst_n in Table 1 and changed this pin to a pull-down instead of a pull-up.

July 3, 2002: This data sheet now describes revision Y silicon and is no longer applicable to revision Z.

July 12, 2002: Added 150MHz speed grade. In Table 6: DMA section, changed Thld9 Min values from 2 to 1; in PIO section, changed Thld9 Min values from 2 to 1. Changed revision Y data sheet from Preliminary to Final.

September 18, 2002: Added cpu_coldreset_n rise time to Table 5, Clock Parameters. Added mem_addr[16] and sdram_addr[16] to Tables 1 and 12. Changed Logic Diagram to include sdram_addr[16].

December 18, 2002: In the Reset section of Table 6, AC Timing Characteristics, setup and hold time categories for cpu_coldreset_n have been deleted.

September 2, 2003: Added 2.5V version of device. Changed tables to include 2.5V values where appropriate. Added a Power Consumption table, Temperature and Voltage table, and Power Curves for the 2.5V device. In the PCI category of Table 6, created separate sections for 3.3V and 2.5V devices and in 2.5V section changed time to 4 ns for pci_cbe_n[3:0], pci_frame_n, pci_trdy_n, and pci_irdy_n. In Table 8, added 3 new categories (Input Pads, PCI Input Pads, and All Pads) and added footnotes 2 and 3. In Table 13, pins 181 and 184 were changed from Vcc Core to Vcc I/O.

March 24, 2004: In Table 1, changed description in Satellite Mode for pci_rst_n. Specified "cold" reset on pages 12 and 13. Changed several values in Table 12, Absolute Maximum Ratings, and changed footnote 1 to that table.

May 4, 2004: Revised values in Table 9, Power Consumption.

Pin Description Table

The following table lists the pins provided on the RC32332. Note that those pin names followed by "_n" are active-low signals. All external pull-ups and pull-downs require 10 k Ω resistor.

Name	Туре	Reset State Status	Drive Strength Capability	•								
Local System Inter	face											
mem_data[31:0]	I/O	Z	High	Local system data bus	ata bus s for memory. I/O and SDI	RAM.						
mem_addr[22:2]	I/O	[22:10] Z [9:2] L	[22:17] Low [16:2] High	These signals pro each word data,	Memory Address Bus These signals provide the Memory or DRAM address, during a Memory or DRAM bus transaction. Durir each word data, the address increments either in linear or sub-block ordering, depending on the transa tion type. The table below indicates how the memory write enable signals are used to address discreet							
					Pin Signals							
				Port Width	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]				
				DMA (32-bit)	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]				
				32-bit	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]				
				16-bit	Byte High Write Enable	mem_addr[1]	Not Used (Driven Low)	Byte Low Write Enable				
				8-bit	Not Used (Driven High)	mem_addr[1]	mem_addr[0]	Byte Write Enable				
				mem_addr[18] A mem_addr[17] A mem_addr[16] A mem_addr[15] A mem_addr[13] A mem_addr[13] A mem_addr[11] A mem_addr[10] A mem_addr[9] Alt mem_addr[9] Alt mem_addr[6] Alt mem_addr[5] Alt mem_addr[4] Alt mem_addr[3] Alt	Iternate function: modebit Iternate function: modebit Iternate function: sdram_a Iternate function: sdram_a Iternate function: sdram_a Iternate function: sdram_a Iternate function: sdram_a Iternate function: sdram_a ernate function: sdram_a	[8]. [7]. addr[16]. addr[15]. addr[14]. addr[13]. addr[11]. addr[10]. ddr[9]. ddr[9]. ddr[8]. ddr[8]. ddr[6]. ddr[5]. ddr[5]. ddr[4]. ddr[3].						
mem_cs_n[5:0]	Output	Н	Low		elect Negated Recomme emory Bank is actively sel		ıll-up.					
mem_oe_n	Output	Н	High		Enable Negated Recom emory Bank can output its							
mem_we_n[3:0]	Output	Н	High	Signals which by	nable Negated Bus tes are to be written durin signals for 8-bit or 16-bit w	• •	saction. Bits act as B	yte Enable and				

Table 1 Pin Descriptions (Part 1 of 6)

Name	Туре	Reset State Status	Drive Strength Capability	Description
mem_wait_n	Input		_	Memory Wait Negated Requires an external pull-up. SRAM/IOI/IOM modes: Allows external wait-states to be injected during the last cycle before data is sam- pled. DPM (dual-port) mode: Allows dual-port busy signal to restart memory transaction. Alternate function: sdram_wait_n.
mem_245_oe_n	Output	Н	Low	Memory FCT245 Output Enable Negated Controls output enable to optional FCT245 transceiver bank by asserting during both reads and writes to a memory or I/O bank.
mem_245_dt_r_n	Output	Z	High	Memory FCT245 Direction Xmit/Rcv Negated Recommend an external pull-up. Alternate function: cpu_dt_r_n. See CPU Core Specific Signals below.
output_clk	Output	cpu_mas terclk	High	Output Clock Optional clock output.
PCI Interface				
pci_ad[31:0]	I/O	Z	PCI	PCI Multiplexed Address/Data Bus Address driven by Bus Master during initial frame_n assertion, and then the Data is driven by the Bus Master during writes; or the Data is driven by the Bus Slave during reads.
pci_cbe_n[3:0]	I/O	Z	PCI	PCI Multiplexed Command/Byte Enable Bus Command (not negated) Bus driven by the Bus Master during the initial frame_n assertion. Byte Enable Negated Bus driven by the Bus Master during the data phase(s).
pci_par	I/O	Z	PCI	PCI Parity Even parity of the pci_ad[31:0] bus. Driven by Bus Master during Address and Write Data phases. Driven by the Bus Slave during the Read Data phase.
pci_frame_n	I/O	Z	PCI	PCI Frame Negated Driven by the Bus Master. Assertion indicates the beginning of a bus transaction. De-assertion indicates the last datum.
pci_trdy_n	I/O	Z	PCI	PCI Target Ready Negated Driven by the Bus Slave to indicate the current datum can complete.
pci_irdy_n	I/O	Z	PCI	PCI Initiator Ready Negated Driven by the Bus Master to indicate that the current datum can complete.
pci_stop_n	I/O	Z	PCI	PCI Stop Negated Driven by the Bus Slave to terminate the current bus transaction.
pci_idsel_n	Input		—	PCI Initialization Device Select Uses pci_req_n[2] pin. See the PCI subsection.
pci_perr_n	I/O	Z	PCI	PCI Parity Error Negated Driven by the receiving Bus Agent 2 clocks after the data is received, if a parity error occurs.
pci_serr_n	I/O Open- collec- tor	Z	PCI	System Error Requires an external pull-up. Driven by any agent to indicate an address parity error, data parity during a Special Cycle command, or any other system error.
pci_clk	Input		_	PCI Clock Clock for PCI Bus transactions. Uses the rising edge for all timing references.
pci_rst_n	Input	L	_	PCI Reset Negated Host mode: Resets all PCI related logic. Satellite mode: Resets all PCI related logic and also warm resets the 32332.
pci_devsel_n	I/O	Z	PCI	PCI Device Select Negated Driven by the target to indicate that the target has decoded the present address as a target address.

Table 1 Pin Descriptions (Part 2 of 6)

Name	Туре	Reset State Status	Drive Strength Capability	Description
sdram_bemask_n [3:0]	Output	Н	High	SDRAM Byte Enable Mask Negated Bus (DQM) SDRAM mode: Provides byte enables for each byte lane of all DRAM banks. SODIMM mode: Provides lower select byte enables [3:0].
sdram_245_oe_n	Output	Н	Low	SDRAM FCT245 Output Enable Negated Recommend an external pull-up. SDRAM mode: Controls output enable to optional FCT245 transceiver bank by asserting during both reads and writes to any DRAM bank.
sdram_245_dt_r_n	Output	Z	High	SDRAM FCT245 Direction Transmit/Receive Recommend an external pull-up. Uses cpu_dt_r_n. See CPU Core Specific Signals below.
On-Chip Peripheral	s			
dma_ready_n[0]	I/O	Z	Low	DMA Ready Negated Bus Requires an external pull-up. Ready mode: Input pin for general purpose DMA channel 0 that can initiate the next datum in the current DMA descriptor frame. Done mode: Input pin for general purpose DMA channel 0 that can terminate the current DMA descriptor frame. dma_ready_n[0] 1st Alternate function PIO[0]; 2nd Alternate function: dma_done_n[0].
pio[7:0]	I/O	See related pins	Low	Programmable Input/Output General purpose pins that can each can be configured as a general purpose input or general purpose output. These pins are multiplexed with other pin functions: pci_gnt_n[1] (pci_eeprom_cs), spi_mosi, spi_sck, spi_ss_n, spi_miso, uart_rx[0], uart_tx[0], dma_ready_n[0]. Note that pci_gnt_n[1], spi_mosi, spi_sck, and spi_ss_n default to outputs at reset time. The others default to inputs.
uart_rx[0]	I/O	Z	Low	UART Receive Data Bus UART mode: UART channel receive data. uart_rx[0] Alternate function: PIO[2].
uart_tx[0]	I/O	Z	Low	UART Transmit Data Bus Recommend an external pull-up. UART mode: UART channel send data. Note that this pin defaults to an input at reset time and must be programmed via the PIO interface before being used as a UART output. uart_tx[0] Alternate function: PIO[1].
spi_mosi	I/O	L	Low	SPI Data Output Serial mode: Output pin from RC32332 as an Input to a Serial Chip for the Serial data input stream. In PCI satellite mode, acts as an Output pin from RC32332 that connects as an Input to a Serial Chip for the Serial data input stream for loading PCI Configuration Registers in the RC32332 Reset Initialization Vector PCI boot mode. 1st Alternate function: PIO[6]. Defaults to the output direction at reset time. 2nd Alternate function: pci_eeprom_mdo.
spi_miso	I/O	Z	Low	SPI Data Input Serial mode: Input pin to RC32332 from the Output of a Serial Chip for the Serial data output stream. In PCI satellite mode, acts as an Input pin from RC32332 that connects as an output to a Serial Chip for the Serial data output stream for loading PCI Configuration Registers in the RC32332 Reset Initialization Vector PCI boot mode. Defaults to input direction at reset time. 1st Alternate function: PIO[3]. 2nd Alternate function: pci_eeprom_mdi.
spi_sck	I/O	L	Low	SPI Clock Serial mode: Output pin for Serial Clock. In PCI satellite mode, acts as an Output pin for Serial Clock for loading PCI Configuration Registers in the RC323332 Reset Initialization Vector PCI boot mode. 1st Alternate function: PIO[5]. Defaults to the output direction at reset time. 2nd Alternate function: pci_eeprom_sk.

Table 1 Pin Descriptions (Part 4 of 6)


Name	Туре	Reset State Status	Drive Strength Capability	Description
spi_ss_n	I/O	Н	Low	SPI Chip Select Output pin selecting the serial protocol device as opposed to the PCI satellite mode EEPROM device. Alternate function: PIO[4]. Defaults to the output direction at reset time.
CPU Core Specific	Signals			
cpu_nmi_n	Input		_	CPU Non-Maskable Interrupt Requires an external pull-up. This interrupt input is active low to the CPU.
cpu_masterclk	Input		—	CPU Master System Clock Provides the basic system clock.
cpu_int_n[1:0]	Input		—	CPU Interrupt Requires an external pull-up. These interrupt inputs are active low to the CPU.
cpu_coldreset_n	Input	L	_	CPU Cold Reset This active-low signal is asserted to the RC32332 after V _{cc} becomes valid on the initial power-up. The Reset initialization vectors for the RC32332 are latched by cold reset.
cpu_dt_r_n	Output	Z	_	CPU Direction Transmit/Receive This active-low signal controls the DT/R pin of an optional FCT245 transceiver bank. It is asserted during read operations. 1st Alternate function: mem_245_dt_r_n. 2nd Alternate function: sdram_245_dt_r_n.
JTAG Interface Sig	gnals	1		
jtag_tck	Input		_	JTAG Test Clock Requires an external pull-down. An input test clock used to shift into or out of the Boundary-Scan register cells. jtag_tck is independent of the system and the processor clock with nominal 50% duty cycle.
jtag_tdi, ejtag_dint_n	Input		_	JTAG Test Data In Requires an external pull-up. On the rising edge of jtag_tck, serial input data are shifted into either the Instruction or Data register, depending on the TAP controller state. During Real Mode, this input is used as an interrupt line to stop the debug unit from Real Time mode and return the debug unit back to Run Time Mode (standard JTAG). This pin is also used as the ejtag_dint_n signal in the EJTAG mode.
jtag_tdo, ejtag_tpc	Output	Z	High	JTAG Test Data Out The jtag_tdo is serial data shifted out from instruction or data register on the falling edge of jtag_tck. When no data is shifted out, the jtag_tdo is tri-stated. During Real Time Mode, this signal provides a non- sequential program counter at the processor clock or at a division of processor clock. This pin is also used as the ejtag_tpc signal in the EJTAG mode.
jtag_tms	Input		_	JTAG Test Mode Select Requires an external pull-up. The logic signal received at the jtag_tms input is decoded by the TAP controller to control test operation. jtag_tms is sampled on the rising edge of the jtag_tck.
jtag_trst_n	Input	L	-	JTAG Test Reset When neither JTAG nor EJTAG are being used, jtag_trst_n must be driven low (pulled down) or the jtag_tms/ejtag_tms signals must be pulled up and jtag_clk actively clocked.
ejtag_dclk	Output	Z	-	EJTAG Test Clock Processor Clock. During Real Time Mode, this signal is used to capture address and data from the ejtag_tpc signal at the processor clock speed or any division of the internal pipeline.

Table 1 Pin Descriptions (Part 5 of 6)

Name	Туре	Reset State Status	Drive Strength Capability	Description
ejtag_pcst[2:0]	I/O	Z	Low	EJTAG PC Trace Status Information 111 (STL) Pipe line Stall 110 (JMP) Branch/Jump forms with PC output 101 (BRT) Branch/Jump forms with no PC output 100 (EXP) Exception generated with an exception vector code output 011 (SEQ) Sequential performance 010 (TST) Trace is outputted at pipeline stall time 001 (TSQ) Trace trigger output at performance time 000 (DBM) Run Debug Mode Alternate function: modebit[2:0].
ejtag_debugboot	Input		_	EJTAG DebugBoot Requires an external pull-down. The ejtag_debugboot input is used during reset and forces the CPU core to take a debug exception at the end of the reset sequence instead of a reset exception. This enables the CPU to boot from the ICE probe without having the external memory working. This input signal is level sensitive and is not latched internally. This signal will also set the JtagBrk bit in the JTAG_Control_Register[12].
ejtag_tms	Input		_	EJTAG Test Mode Select Requires an external pull-up. The ejtag_tms is sampled on the rising edge of jtag_tck.
Debug Signals				
debug_cpu_dma_n	I/O	Z	Low	Debug CPU versus DMA Negated De-assertion high during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transac- tion was generated from the CPU. Assertion low during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction was generated from DMA. Alternate function: modebit[6].
debug_cpu_ack_n	I/O	Z	Low	Debug CPU Acknowledge Negated Indicates either a data acknowledge to the CPU or DMA. Alternate function: modebit[4].
debug_cpu_ads_n	I/O	Z	Low	Debug CPU Address/Data Strobe Negated Assertion indicates that either a CPU or a DMA transaction is beginning and that the mem_data[31:4] bus has the current block address. Alternate function: modebit[5].
debug_cpu_i_d_n	I/O	Z	Low	Debug CPU Instruction versus Data Negated Assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction is a CPU or DMA data transaction. De-assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction is a CPU instruction transaction. Alternate function: modebit[3].

Table 1 Pin Descriptions (Part 6 of 6)

Logic Diagram — RC32332



Mode Bit Settings to Configure Controller on Reset

The following table lists the mode bit settings to configure the controller on cold reset.

Pin	Mode Bit	Description	Value	Mode Setting
ejtag_pcst[2:0]	2:0 MSB (2)	Clock Multiplier	0	Multiply by 2
		MasterClock is multiplied internally to gener- ate PClock	1	Multiply by 3
		ale PCIOCK	2	Multiply by 4
			3	Reserved
			4	Reserved
			5	Reserved
			6	Reserved
			7	Reserved
debug_cpu_i_d_n	3	EndBit	0	Little-endian ordering
			1	Big-endian ordering
debug_cpu_ack_n	4	Reserved	0	
debug_cpu_ads_n	5	Reserved	0	
debug_cpu_dma_n	6	TmrIntEn	0	Enables timer interrupt
		Enables/Disables the timer interrupt on Int*[5]	1	Disables timer interrupt
mem_addr[17]	7	Reserved for future use	1	
mem_addr[19:18]	9:8 MSB (9)	Boot-Prom Width specifies the memory port	00	8 bits
		width of the memory space which contains the	01	16 bits
		boot prom.	10	32 bits
			11	Reserved

Table 2 Boot-Mode Configuration Settings

reset_boot_mode Settings

By using the non-boot mode cold reset initialization mode the user can change the internal register addresses from base 1800_0000 to base 1900_0000, as required. The RC32332 cold reset-boot mode initialization setting values and mode descriptions are listed below.

Pin	Reset Boot Mode	Description	Value	Mode Settings
mem_addr[22:21]	1:0 MSB (1)	Tri-state memory bus and EEPROM bus during coldreset_n assertion	11	Tri-state_bus_mode
		Reserved	10	
		PCI-boot mode (pci_host_mode must be in satellite mode) RC32332 will reset either from a cold reset or from a PCI reset. Boot code is provided via PCI.	01	PCI_boot_mode
		Standard-boot mode Boot from the RC32332's memory controller (typical system).	00	standard_boot_mode

Table 3 RC32332 reset_boot_mode Initialization Settings

pci_host_mode Settings

During cold reset initialization, the RC32332's PCI interface can be set to the Satellite or Host mode settings. When set to the Host mode, the CPU must configure the RC32332's PCI configuration registers, including the read-only registers. If the RC32332's PCI is in the PCI-boot mode Satellite mode, read-only configuration registers are loaded by the serial EEPROM.

Pin	Reset Boot Mode	Description	Value	Mode Settings
mem_addr[20]	PCI host mode	PCI is in satellite mode	1	PCI_satellite
		PCI is in host mode (typical system)	0	PCI_host

Table 4 RC32332 pci_host_mode Initialization Settings

Clock Parameters — RC32332

Ta Commercial = 0°C to +70°C; Ta Industrial = -40°C to +85°C

<u>3.3V version</u>: V_{cc} Core = +3.3V±5%; V_{cc} I/O = +3.3V±5%

<u>2.5V version</u>: V_{cc} Core = +2.5V±5%; V_{cc} I/O = +3.3V±5%

Parameter	Symbol	Test Conditions	t Conditions RC32332			2332 MHz	RC32332 150MHz		Units
			Min	Max	Min	Max	Min	Max	
cpu_masterclock HIGH	t _{MCHIGH}	Transition ≤ 2ns	8	—	6.75	—	6	_	ns
cpu_masterclock LOW	t _{MCLOW}	Transition ≤ 2 ns	8	—	6.75	—	6	—	ns
cpu_masterclock period ¹ - 3.3V ver.	t _{MCP}	—	20	66.6	15	66.6	13.33	66.6	ns
cpu_masterclock period ¹ - 2.5V ver.	t _{MCP}	—	20	40.0	15	40.0	13.33	40.0	ns
cpu_masterclock Rise & Fall Time ²	$t_{\text{MCRise}}, t_{\text{MCFall}}$	—		3	—	3	—	3	ns
cpu_masterclock Jitter	t _{JITTER}	—	-	<u>+</u> 250	—	<u>+</u> 250	—	<u>+</u> 200	ps
pci_clk Rise & Fall Time	t _{PCRise} , t _{PCFall}	PCI 2.2		1.6	—	1.6	—	1.6	ns
pci_clk Period ¹	t _{PCP}		20	—	20	—	20	—	ns
jtag_tck Rise & Fall Time	t _{JCRise} , t _{JCFall}	—	_	5	—	5	—	5	ns
ejtag_dck period	t _{DCK} , t ₁₁		10	—	10	—	10	—	ns
jtag_tck clock period	t _{TCK,} t ₃		100	—	100	_	100	—	ns
ejtag_dclk High, Low Time	t _{DCK High,} t ₉ t _{DCK Low,} t ₁₀		4	—	4	_	4	-	ns
ejtag_dclk Rise, Fall Time	t _{DCK Rise} , t ₉ t _{DCK Fall} , t ₁₀		-	1	_	1	_	1	ns
output_clk ³	t _{DO} 21		N/A	N/A	N/A	N/A	N/A	N/A	-
cpu_coldreset_n Asserted during power-up		power-on sequence	120	-	120	_	120	-	ms
cpu_coldreset_n Rise Time	t _{CRRise}		—	5	—	5	—	5	ns

Table 5 Clock Parameters - RC32332

^{1.} cpu_masterclock frequency should never be below pci_clk frequency if PCI interface is used.

 $^{\rm 2.}$ Rise and Fall times are measured between 10% and 90%.

3. Output_clk should not be used in a system. Only the cpu_masterclock or its derivative must be used to drive all the subsystems with designs based on the RC32334/RC32332. Refer to the RC32334/RC32332 Device Errata for more information.

Reset Specification




Figure 3 Mode Configuration Interface Cold Reset Sequence

			100	MHz ¹	133	MHz ¹	150	//Hz ¹		User Manual
Signal	Symbol	Reference Edge	Min	Max	Min	Max	Min	Max	Units	Timing Diagram Reference
pci_idsel, pci_req_n[2], pci_req_n[1], pci_req_n[0], pci_gnt_n[0], pci_inta_n	Thld	pci_clk rising	0	-	0	-	0	—	ns	
pci_eeprom_mdi	Tsu	pci_clk rising, pci_eeprom_sk falling	15	—	12	—	10	—	ns	
pci_eeprom_mdi	Thld	pci_clk rising, pci_eeprom_sk falling	15	—	12	—	10	—	ns	
pci_eeprom_mdo, pci-eeprom_cs	Tdo	pci_clk rising, pci_eeprom_sk falling	_	15	—	12	—	10	ns	
pci_eeprom_sk	Tdo	pci_clk rising	—	15	—	12	—	10	ns	
pci_ad[31:0], pci_cbe_n[3:0], pci_par, pci_frame_n, pci_trdy_n, pci_irdy_n, pci_stop_n, pci_perr_n, pci_serr_n, pci_devsel_n	Tdo	pci_clk rising	2	7.5	2	7.5	2	7.5	ns	
pci_req_n[0], pci_gnt_[2], pci_gnt_n[1], pci_gnt_n[0], pci_inta_n	Tdo	pci_clk rising	2	7.5	2	7.5	2	7.5	ns	
PCI for 2.5V Device ³					1	1				
pci_ad[31:0], pci_par, pci_stop_n, pci_perr_n, pci_serr_n, pci_devsel_n, pci_lock_n ⁴	Tsu	pci_clk rising	3	-	3	-	3	_	ns	
pci_cbe_n[3:0], pci_frame_n, pci_trdy_n, pci_irdy_n	Tsu	pci_clk rising	4	—	4	—	4	—	ns	
pci_idsel, pci_req_n[2], pci_req_n[0], pci_gnt_n[0], pci_inta_n	Tsu	pci_clk rising	5	-	5	-	5	—	ns	
pci_gnt_n[0]	Tsu	pci_clk rising	5	-	5	—	5	—	ns	
pci_ad[31:0], pci_cbe_n[3:0], pci_par, pci_frame_n, pci_trdy_n, pci_irdy_n, pci_stop_n, pci_perr_n, pci_serr_n, pci_devsel_n, pci_lock_n ⁴	Thld	pci_clk rising	0	_	0	_	0	—	ns	
pci_idsel, pci_req_n[2], pci_req_n[0], pci_gnt_n[0], pci_inta_n	Thld	pci_clk rising	0	-	0	-	0	—	ns	
pci_eeprom_mdi	Tsu	pci_clk rising, pci_eeprom_sk falling	15	—	12	—	10	—	ns	
pci_eeprom_mdi	Thld	pci_clk rising, pci_eeprom_sk falling	15	—	12	_	10	_	ns	
pci_eeprom_mdo, pci-eeprom_cs	Tdo	pci_clk rising, pci_eeprom_sk falling	_	15	—	12	—	10	ns	
pci_eeprom_sk	Tdo	pci_clk rising	_	15	_	12	_	10	ns	

Table 6 AC Timing Characteristics - RC32332 (Part 2 of 4)

			100	MHz ¹	1331	/Hz ¹	150	MHz ¹		User Manual
Signal	Symbol	Reference Edge	Min	Max	Min	Max	Min	Max	Units	Timing Diagram Reference
Reset		•		•				•		•
mem_addr[19:17]	Tsu10	cpu_coldreset_n rising	10	—	10		10	_	ms	Chapter 19,
mem_addr[19:17]	Thld10	cpu_coldreset_n rising	1	—	1	_	1	—	ns	Figures 19.8 and 19.9
mem_addr[22:20]	Tsu22	cpu_masterclk rising	9	—	7	—	6	_	ns	10.0
mem_addr[22:20]	Thld22	cpu_masterclk rising	1	_	1	_	1	—	ns	
Debug Interface										
debug_cpu_dma_n, debug_cpu_ack_n, debug_cpu_ads_n, debug_cpu_i_d_n, ejtag_pcst[2:0]	Tsu20	cpu_coldreset_n rising	10	_	10	_	10	_	ms	
debug_cpu_dma_n, debug_cpu_ack_n, debug_cpu_ads_n, debug_cpu_i_d_n, ejtag_pcst[2:0]	Thld20	cpu_coldreset_n rising	1	-	1	_	1	_	ns	Chapter 19, Figure 19.9 and Chapter 9, Figure 9.2
debug_cpu_dma_n, debug_cpu_ack_n, debug_cpu_ads_n, debug_cpu_i_d_n	Tdo20	cpu_masterclk rising	_	15	_	12	_	10	ns	
debug_cpu_dma_n, debug_cpu_ack_n, debug_cpu_ads_n, debug_cpu_i_d_n	Tdoh20	cpu_masterclk rising	1	_	1	_	1	_	ns	
JTAG Interface								•		
jtag_tms, jtag_tdi, jtag_trst_n	t ₅	jtag_tck rising	10	—	10	_	10	-	ns	
jtag_tms, jtag_tdi, jtag_trst_n	t ₆	jtag_tck rising	10	—	10	_	10	-	ns	See Figure 4 below.
jtag_tdo	t ₄	jtag_tck falling	—	10	—	10	—	10	ns	
EJTAG Interface										
ejtag_tms, ejtag_debugboot	t ₅	jtag_tclk rising	4	—	4	—	4	—	ns	
ejtag_tms, ejtag_debugboot	t ₆	jtag_clk rising	2	-	2	—	2	—	ns	
jtag_tdo Output Delay Time	t _{TDODO,} t ₄	jtag_tck falling	—	6	—	6	—	6	ns	
jtag_tdi Input Setup Time	t _{TDIS,} t ₅	jtag_tck rising	4	-	4	—	4	—	ns	See Figure 4 below.
jtag_tdi Input Hold Time	t _{TDIH} , t ₆	jtag_tck rising	2	—	2	_	2	_	ns	
jtag_trst_n Low Time	t _{TRSTLow,} t ₁₂	—	100	_	100	_	100	_	ns	1
jtag_trst_n Removal Time	t _{TRSTR} , t ₁₃	jtag_tck rising	3	-	3	—	3	—	ns	
ejtag_tpc Output Delay Time	t _{TPCDO} , t ₈	ejtag_dclk rising	-1	3	-1	3	-1	3	ns	
ejtag_pcst Output Delay Time	t _{PCSTDO} , t ₇	ejtag_dclk rising	-1	3	-1	3	-1	3	ns	1

Table 6 AC Timing Characteristics - RC32332 (Part 4 of 4)

^{1.} At all pipeline frequencies.

^{2.} Guaranteed by design.

 $^{\rm 3.}$ This PCI interface conforms to the PCI Local Bus Specification, Rev 2.2 at 33MHz.

⁴. pci_rst_n is tested per PCI 2.2 as an asynchronous signal.

Standard EJTAG Timing — RC32332

Figure 4 represents the timing diagram for the EJTAG interface signals.

The standard JTAG connector is a 10-pin connector providing 5 signals and 5 ground pins. For Standard EJTAG, a 24-pin connector has been chosen providing 12 signals and 12 ground pins. This guarantees elimination of noise problems by incorporating signal-ground type arrangement. Refer to the RC32334/RC32332 User Reference Manual for connector pinout and mechanical specifications.




Figure 4 Standard EJTAG Timing

IDT 79RC32332

DC Electrical Characteristics — RC32332

Ta Commercial = 0° C to +70°C; Ta Industrial = -40°C to +85°C

<u>3.3V version</u>: V_{cc} Core = +3.3V±5%; V_{cc} I/O = +3.3V±5%

<u>2.5V version</u>: V_{cc} Core = +2.5V \pm 5%; V_{cc} I/O = +3.3V \pm 5%

	Parameter	RC32332 ¹		Pin Numbers	Conditions	
		Minimum	Maximum		Conditions	
Input Pads	V _{IL}	_	0.8V	52, 64, 95, 160, 161, 164, 166-169, 176, 191	—	
	V _{IH}	2.0V	_	-		
LOW Drive Output Pads	V _{OL}	_	0.4V	41-45, 48, 170, 171, 174, 175, 177-180, 185-190, 195-200, 207,	I _{OUT} = 6mA	
	V _{OH}	V _{cc} - 0.4V	_	208	I _{OUT} = 8mA	
	V _{IL}	_	0.8V	-		
	V _{IH}	2.0V	_	-		
HIGH Drive Out- put Pads	V _{OL}	_	0.4V	1- 5, 8, 13-15, 18-25, 28-35, 38-40, 49-51, 53- 57, 60, 61, 63, 65-	I _{OUT} = 7mA	
	V _{OH}	V _{cc} - 0.4V	_	67,70-76, 79, 80, 83-87, 90-94, 153, 154, 156, 158, 165, 194, 201, 204, 205, 206	I _{OUT} = 16mA	
	V _{IL}	_	0.8V			
	V _{IH}	2.0V	_	-		
PCI Drive Input Pads	V _{IL}	_	_	123, 155, 157, 159	Per PCI 2.2	
	V _{IH}	—	—			
PCI Drive Output Pads	V _{OL}	_	—	96, 97, 100-109, 112-119, 122, 124-129, 132-139, 142-149, 152	Per PCI 2.2	
	V _{OH}	_	—	-		
	V _{IL}	—	—	-		
	V _{IH}	_	—	-		
All Pads	C _{IN}	_	10pF	All input pads except 155 and 156	—	
	C _{IN} ²	5pf	12pF	155	Per PCI 2.2	
	C _{IN} ³		8pF	156	Per PCI 2.2	
	C _{OUT}	_	10pF	All output pads	—	
	I/O _{LEAK}	_	10µA	All non-internal pull-up pins	Input/Output Leakage	
	I/O _{LEAK}	_	50µA	All internal pull-up pins	Input/Output Leakage	
	1		l		l	

Table 9 DC Electrical Characteristics - RC32332

^{1.} At all pipeline frequencies.

^{2.} Applies only to pad 155.

^{3.} Applies only to pad 156.

Capacitive Load Deration — RC32332

Refer to the IDT document 79RC32332 IBIS Model located on the company's web site.

Power Curves

The following four graphs contain the simulated power curves that show power consumption at various bus frequencies. Figures 6 and 7 apply to the 3.3V device, while Figures 8 and 9 apply to the 2.5V device.




Figure 6 Typical Power Usage — RC32V332 Device




Figure 7 Maximum Power Usage — RC32V332 Device




Figure 8 Typical Power Usage — RC32T332 Device





Figure 9 Maximum Power Usage — RC32T332 Device

Pin	Function	Alt									
20	mem_addr[7]	1	72	mem_data[2]		124	pci_stop_n		176	ejtag_debugboot	1
21	mem_addr[8]	1	73	mem_data[28]		125	pci_devsel_n		177	debug_cpu_i_d_n	1
22	mem_addr[9]	1	74	mem_data[3]		126	pci_trdy_n		178	debug_cpu_ads_n	1
23	mem_addr[10]	1	75	mem_data[27]		127	pci_irdy_n		179	debug_cpu_ack_n	1
24	mem_addr[11]	1	76	mem_data[4]		128	pci_frame_n		180	debug_cpu_dma_n	1
25	output_clk		77	V _{cc} p		129	pci_cbe_n[2]		181	V _{cc} I/O	
26	V _{ss}		78	V _{ss} p		130	V _{ss}		182	V _{ss}	
27	V _{cc} core		79	mem_data[26]		131	V _{cc} core		183	V _{cc} core	
28	mem_addr_12		80	mem_data[5]		132	pci_ad[16]		184	V _{cc} I/O	
29	sdram_addr_12		81	V _{ss}		133	pci_ad[17]		185	spi_ss_n	1
30	sdram_cke		82	V _{cc} core		134	pci_ad[18]		186	spi_sck	2
31	sdram_cs_n[2]		83	cpu_dt_r_n	2	135	pci_ad[19]		187	spi_miso	2
32	sdram_cs_n[3]		84	mem_data[25]		136	pci_ad[20]		188	spi_mosi	2
33	sdram_bemask_n[2]		85	mem_data[6]		137	pci_ad[21]		189	dma_ready_n[0]	2
34	sdram_bemask_n[3]		86	mem_data[24]		138	pci_ad[22]		190	mem_245_oe_n	
35	mem_addr[13]		87	mem_data[7]		139	pci_ad[23]		191	mem_wait_n	2
36	V _{ss}		88	V _{ss}		140	V _{ss}		192	V _{ss}	
37	V _{cc} I/O		89	V _{cc} I/O		141	V _{cc} I/O		193	V _{cc} I/O	
38	mem_addr[14]		90	mem_data[23]		142	pci_cbe_n[3]		194	mem_oe_n	
39	mem_addr[15]	1	91	mem_data[8]		143	pci_ad[24]		195	mem_cs_n[0]	
40	mem_addr[16]	1	92	mem_data[22]		144	pci_ad[25]		196	mem_cs_n[1]	
41	mem_addr[17]	1	93	mem_data[9]		145	pci_ad[26]		197	mem_cs_n[2]	
42	mem_addr[18]	1	94	mem_data[21]		146	pci_ad[27]		198	mem_cs_n[3]	
43	mem_addr[19]	1	95	cpu_nmi_n		147	pci_ad[28]		199	mem_cs_n[4]	
44	mem_addr[20]	1	96	pci_ad[0]		148	pci_ad[29]		200	mem_cs_n[5]	
45	mem_addr[21]	1	97	pci_ad[1]		149	pci_ad[30]		201	mem_we_n[0]	
46	V _{ss}		98	V _{ss}		150	V _{ss}		202	V _{ss}	
47	V _{cc} I/O		99	V _{cc} I/O		151	V _{cc} I/O		203	V _{cc} I/O	
48	mem_addr[22]	1	100	pci_ad[2]		152	pci_ad[31]		204	mem_we_n[1]	
49	mem_data[10]		101	pci_ad[3]		153	pci_req_n[0]		205	mem_we_n[2]	
50	mem_data[11]		102	pci_ad[4]		154	pci_gnt_n[0]		206	mem_we_n[3]	
51	mem_data[20]		103	pci_ad[5]		155	pci_clk		207	uart_tx[0]	1
52	cpu_coldreset_n		104	pci_ad[6]		156	pci_gnt_n[1]	2	208	uart_rx[0]	1


Table 13 RC32332 208-pin QFP Package Pin-Out (Part 2 of 2)

RC32332 Package Drawing — Page Two

IDT 79RC32332



Ordering Information



79RC32 = 32-bit family product

Valid Combinations

3.3V Device

79RC32V332 - 100DH, 133DH, 150DH	Commercial
79RC32V332 - 100DHI, 133DHI, 150DHI	Industrial
2.5V Device	
79RC32T332 - 100DH, 133DH, 150DH	Commercial
79RC32T332 - 100DHI, 133DHI, 150DHI	Industrial



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: email: rischelp@idt.com phone: 408-284-8208