

Welcome to **E-XFL.COM** 

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### **Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	MIPS-II
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	133MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	-
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/idt79rc32v332-133dhi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### IDT 79RC32332

- Serial Peripheral Interface (SPI) master mode interface
- UART Interface
- 16550 compatible UART
- Baud rate support up to 1.5 Mb/s

### Memory & Peripheral Controller

- 6 banks, up to 8MB per bank
- Supports 8-,16-, and 32-bit interfaces
- Supports Flash ROM, SRAM, dual-port memory, and peripheral devices
- Supports external wait-state generation
- 8-bit boot PROM support
- Flexible I/O timing protocols

#### 4 DMA Channels

- 4 general purpose DMA, each with endianess swappers and byte lane data alignment
- Supports scatter/gather, chaining via linked lists of records
- Supports memory-to-memory, memory-to-I/O, memory-to-PCI, PCI-to-PCI, and I/O-to-I/O transfers
- Supports unaligned transfers
- Supports burst transfers
- Programmable DMA bus transactions burst size (up to 16 bytes)

#### PCI Bus Interface

- 32-bit PCI, up to 50 MHz
- Revision 2.2 compatible
- Target or master
- Host or satellite
- Two slot PCI arbiter
- Serial EEPROM support, for loading configuration registers
- Off-the-shelf development tools
- JTAG Interface (IEEE Std. 1149.1 compatible)
- 208 QFP Package

- 3.3V or 2.5V core supply with 3.3V I/O supply
- 3.3V core supply is 5V I/O tolerant
- ◆ EJTAG in-circuit emulator interface

#### **CPU Execution Core**

The RC32332 integrates the RISCore 32300, the same CPU core found in the award-winning RC32364 microprocessor. The RISCore 32300 implements the Enhanced MIPS-II ISA. Thus, it is upwardly compatible with applications written for a wide variety of MIPS architecture processors, and it is kernel compatible with the modern operating systems that support IDT's 64-bit RISController product family. The RISCore 32300 was explicitly defined and designed for integrated processor products such as the RC32332. Key attributes of the execution core found within this product include:

- High-speed, 5-stage scalar pipeline executes to 150MHz. This high performance enables the RC32332 to perform a variety of performance intensive tasks, such as routing, DSP algorithms, etc.
- 32-bit architecture with enhancements of key capabilities. Thus, the RC32332 can execute existing 32-bit programs, while enabling designers to take advantage of recent advances in CPU architecture.
- Count leading-zeroes/ones. These instructions are common to a wide variety of tasks, including modem emulation, voice over IP compression and decompression, etc.
- Cache PREFetch instruction support, including a specialized form intended to help memory coherency. System programmers can allocate and stage the use of memory bandwidth to achieve maximum performance.
- ◆ 8KB of 2-way set associative instruction cache




Figure 2 RC32332 Based System Diagram

#### IDT 79RC32332

- 2KB of 2-way set associative data cache, capable of write-back and write-through operation.
- Cache locking per line to speed real-time systems and critical system functions
- On-chip TLB to enable multi-tasking in modern operating systems
- EJTAG interface to enable sophisticated low-cost in-circuit emulation.

## **Synchronous-DRAM Interface**

The RC32332 integrates a SDRAM controller which provides direct control of system SyncDRAM running at speeds to 75MHz.

Key capabilities of the SDRAM controller include:

- Direct control of 4 banks of SDRAM (up to 2 64-bit wide DIMMs)
- On-chip page comparators optimize access latency.
- ◆ Speeds to 75MHz
- Programmable address map.
- Supports 16, 64, 128, 256, or 512Mb SDRAM devices
- Automatic refresh generation driven by on-chip timer
- Support for discrete devices, SODIMM, or DIMM modules.

Thus, systems can take advantage of the full range of commodity memory that is available, enabling system optimization for cost, real-estate, or other attributes.

## **Local Memory and I/O Controller**

The local memory and I/O controller implements direct control of external memory devices, including the boot ROM as well as other memory areas, and also implements direct control of external peripherals.

The local memory controller is highly flexible, allowing a wide range of devices to be directly controlled by the RC32332 processor. For example, a system can be built using an 8-bit boot ROM, 16-bit FLASH cards (possibly on PCMCIA), a 32-bit SRAM or dual-port memory, and a variety of low-cost peripherals.

Key capabilities include:

- Direct control of EPROM, FLASH, RAM, and dual-port memories
- 6 chip-select outputs, supporting up to 8MB per memory space
- Supports mixture of 8-, 16-, and 32-bit wide memory regions
- Flexible timing protocols allow direct control of a wide variety of devices
- Programmable address map for 2 chip selects
- Automatic wait state generation.

## **PCI Bus Bridge**

In order to leverage the wide availability of low-cost peripherals for the PC market as well as to simplify the design of add-in functions, the RC32332 integrates a full 32-bit PCI bus bridge. Key attributes of this bridge include:

- ◆ 50 MHz operation
- PCI revision 2.2 compliant
- Programmable address mappings between CPU/Local memory and PCI memory and I/O
- On-chip PCI arbiter
- Extensive buffering allows PCI to operate concurrently with local memory transfers
- Selectable byte-ordering swapper.

## **On-Chip DMA Controller**

To minimize CPU exception handling and maximize the efficiency of system bandwidth, the RC32332 integrates a very sophisticated 4-channel DMA controller on chip.

The RC32332 DMA controller is capable of:

- Chaining and scatter/gather support through the use of a flexible, linked list of DMA transaction descriptors
- Capable of memory<->memory, memory<->I/O, and PCI<->memory DMA
- Unaligned transfer support
- Byte, halfword, word, quadword DMA support.

## **On-Chip Peripherals**

The RC32332 also integrates peripherals that are common to a wide variety of embedded systems.

- Single 16550 compatible UART.
- SPI master mode interface for direct interface to EEPROM, A/D, etc.
- ◆ Interrupt Controller to speed interrupt decode and management
- ◆ Four 32-bit on-chip Timer/Counters
- ◆ Programmable I/O module

## **Debug Support**

To facilitate rapid time to market, the RC32332 provides extensive support for system debug.

First and foremost, this product integrates an EJTAG in-circuit emulation module, allowing a low-cost emulator to interoperate with programs executing on the controller. By using an augmented JTAG interface, the RC32332 is able to reuse the same low-cost emulators developed around the RC32364 CPU.

Secondly, the RC32332 implements additional reporting signals intended to simplify the task of system debugging when using a logic analyzer. This product allows the logic analyzer to differentiate transactions initiated by DMA from those initiated by the CPU and further allows CPU transactions to be sorted into instruction fetches vs. data fetches.

Finally, the RC32332 implements a full boundary scan capability, allowing board manufacturing diagnostics and debug.

## **Packaging**

The RC32332 is packaged using a 208 Quad Flat Pack (QFP) package.

### **Thermal Considerations**

The RC32332 consumes less than 2.0 W peak power. The device is guaranteed in an ambient temperature range of  $0^{\circ}$  to +70° C for commercial temperature devices; -40° to +85° C for industrial temperature devices.

## **Revision History**

November 15, 2000: Initial publication.

**December 12, 2000:** Changed Max values for cpu\_masterclock period in Table 5 and added footnote. In Table 1, added 2nd alternate function for spi\_mosi, spi\_miso, spi\_sck. In Table 11, added "2" in Alt column for pins 186, 187, 188. In RC32332 Alternate Signal Functions table, added pin names in Alt #2 column for pins 186, 187, 188.

**January 4, 2001**: In Table 6 under Interrupt Handling, changed Tdoh9 to Thld13 and moved the values for Tsu9 from the Max to the Min column.

**February 23, 2001**: In Table 1, changed alternate function for uart\_tx[0] from PIO[3] to PIO[1]. In Table 11, changed the number of alternate pins for Pin 156 from 1 to 2. In Table 12, added PIO[7] to Alt #2 column for Pin 156 and changed PIO[3] to PIO[1] for Pin 207.

**March 13, 2001**: Changed upper ambient temperature for industrial and commercial uses from +70° C to +85° C.

June 7, 2001: In the Clock Parameters table, added footnote 3 to output\_clk category and added NA to Min and Max columns. In Figure 3 (Reset Specification), enhanced signal line for cpu\_masterclk. In Local System Interface section of AC Timing Characteristics table, changed values in Min column for last category of signals (Tdoh3) from 1.5 to 2.5 for both speeds. In SDRAM Controller section of same table, changed values in Min column for last category of signals (9 signals) from 1 to 2.5 for both speeds.

**September 14, 2001**: In the Reset category of Table 6: switched mem\_addr[19:17] from Tsu22 and Thld22 to Tsu10 and Thld10; switched mem\_addr[22:20] from Tsu10 and Thld10 to Tsu22 and Thld22; moved ejtag\_pcst[2:0] from Reset to Debug Interface category under Tsu20 and Thld20.

**November 1, 2001**: Added Input Voltage Undershoot parameter and 2 footnotes to Table 10. Changed to DH package.

May 2, 2002: Changed from PCI 2.1 to 2.2 compliant. Added 512 MB SDRAM support. Changed upper ambient temperature for commercial uses back from +85° C to +70° C (changed erroneously from 70 to 85 on March 13, 2001). Added Reset State Status column to Table 1. Revised description of jtag\_trst\_n in Table 1 and changed this pin to a pull-down instead of a pull-up.

**July 3, 2002**: This data sheet now describes revision Y silicon and is no longer applicable to revision Z.

**July 12, 2002**: Added 150MHz speed grade. In Table 6: DMA section, changed Thld9 Min values from 2 to 1; in PIO section, changed Thld9 Min values from 2 to 1. Changed revision Y data sheet from Preliminary to Final.

**September 18, 2002**: Added cpu\_coldreset\_n rise time to Table 5, Clock Parameters. Added mem\_addr[16] and sdram\_addr[16] to Tables 1 and 12. Changed Logic Diagram to include sdram\_addr[16].

**December 18, 2002**: In the Reset section of Table 6, AC Timing Characteristics, setup and hold time categories for cpu\_coldreset\_n have been deleted.

**September 2, 2003**: Added 2.5V version of device. Changed tables to include 2.5V values where appropriate. Added a Power Consumption table, Temperature and Voltage table, and Power Curves for the 2.5V device. In the PCI category of Table 6, created separate sections for 3.3V and 2.5V devices and in 2.5V section changed time to 4 ns for pci\_cbe\_n[3:0], pci\_frame\_n, pci\_trdy\_n, and pci\_irdy\_n. In Table 8, added 3 new categories (Input Pads, PCI Input Pads, and All Pads) and added footnotes 2 and 3. In Table 13, pins 181 and 184 were changed from Vcc Core to Vcc I/O.

March 24, 2004: In Table 1, changed description in Satellite Mode for pci\_rst\_n. Specified "cold" reset on pages 12 and 13. Changed several values in Table 12, Absolute Maximum Ratings, and changed footnote 1 to that table.

May 4, 2004: Revised values in Table 9, Power Consumption.

Name	Туре	Reset State Status	Drive Strength Capability	Description
pci_req_n[2]	Input	Z	_	PCI Bus Request #2 Negated Requires an external pull-up.  Host mode: pci_req_n[2] is an input indicating a request from an external device.  Satellite mode: used as pci_idsel pin which selects this device during a configuration read or write.  Alternate function: pci_idsel (satellite).
pci_req_n[0]	I/O	Z	High	PCI Bus Request #0 Negated Requires an external pull-up for burst mode.  Host mode: pci_req_n[0] is an input indicating a request from an external device.  Satellite mode: pci_req_n[0] is an output indicating a request from this device.
pci_gnt_n[2]	Output	Z <sup>1</sup>	High	PCI Bus Grant #2 Negated Recommend an external pull-up.  Host mode: pci_gnt_n[2] is an output indicating a grant to an external device.  Satellite mode: pci_gnt_n[2] is used as the pci_inta_n output pin. External pull-up is required.  Alternate function: pci_inta_n (satellite).
pci_gnt_n[1] (can only be used as alternate function)	I/O	X for 1 pci clock then H <sup>2</sup>	High	PCI Bus Grant #1 Negated Recommend external pull-up.  Host mode: not used as pci_gnt_n[1]. Must be used as alternate function PIO[7].  Satellite mode: Not used as pci_gnt_n[1]. Used as pci_eprom_cs output pin for Serial Chip Select for loading PCI Configuration Registers in the RC32332 Reset Initialization Vector PCI boot mode. Defaults to the output direction at reset time.  1st Alternate function: pci_eeprom_cs (satellite).  2nd Alternate function: PIO[7].
pci_gnt_n[0]	I/O	Z	High	PCI Bus Grant #0 Negated Host mode: pci_gnt_n[0] is an output indicating a grant to an external device. Recommend external pull-up. Satellite mode: pci_gnt_n[0] is an input indicating a grant to this device. Requires external pull-up.
pci_inta_n	Output Open- collec- tor	Z	PCI	PCI Interrupt #A Negated Uses pci_gnt_n[2]. See the PCI subsection.
pci_lock_n	Input		_	PCI Lock Negated Driven by the Bus Master to indicate that an exclusive operation is occurring.

### **SDRAM Control Interface**

sdram_addr_12	Output	L	High	SDRAM Address Bit 12 and Precharge All SDRAM mode: Provides SDRAM address bit 12 (10 on the SDRAM chip) during row address and "pre- charge all" signal during refresh, read and write command.
sdram_ras_n	Output	Н	High	SDRAM RAS Negated SDRAM mode: Provides SDRAM RAS control signal to all SDRAM banks.
sdram_cas_n	Output	Н	High	SDRAM CAS Negated SDRAM mode: Provides SDRAM CAS control signal to all SDRAM banks.
sdram_we_n	Output	Н	High	SDRAM WE Negated SDRAM mode: Provides SDRAM WE control signal to all SDRAM banks.
sdram_cke	Output	Н	High	SDRAM Clock Enable SDRAM mode: Provides clock enable to all SDRAM banks.
sdram_cs_n[3:0]	Output	Н	High	SDRAM Chip Select Negated Bus Recommend an external pull-up. SDRAM mode: Provides chip select to each SDRAM bank. SODIMM mode: Provides upper select byte enables [7:4].
sdram_s_n[1:0]	Output	Н	High	SDRAM SODIMM Select Negated Bus SDRAM mode: Not used. SDRAM SODIMM mode: Upper and lower chip selects.

Table 1 Pin Descriptions (Part 3 of 6)

<sup>&</sup>lt;sup>1</sup> Z in host mode; L in satellite non-boot mode; Z in satellite boot mode. <sup>2</sup> H in host mode, L in satellite non-boot and boot modes. X = unknown.

Name	Туре	Reset State Status	Drive Strength Capability	Description
spi_ss_n	I/O	Н	Low	SPI Chip Select Output pin selecting the serial protocol device as opposed to the PCI satellite mode EEPROM device. Alternate function: PIO[4]. Defaults to the output direction at reset time.
CPU Core Specific	Signals			
cpu_nmi_n	Input		_	CPU Non-Maskable Interrupt Requires an external pull-up. This interrupt input is active low to the CPU.
cpu_masterclk	Input		_	CPU Master System Clock Provides the basic system clock.
cpu_int_n[1:0]	Input		_	CPU Interrupt Requires an external pull-up. These interrupt inputs are active low to the CPU.
cpu_coldreset_n	Input	L	_	$\begin{tabular}{ll} \begin{tabular}{ll} \beg$
cpu_dt_r_n	Output	Z	_	CPU Direction Transmit/Receive This active-low signal controls the DT/R pin of an optional FCT245 transceiver bank. It is asserted during read operations.  1st Alternate function: mem_245_dt_r_n. 2nd Alternate function: sdram_245_dt_r_n.
JTAG Interface Sign	nals		•	
jtag_tck	Input		_	JTAG Test Clock Requires an external pull-down.  An input test clock used to shift into or out of the Boundary-Scan register cells. jtag_tck is independent of the system and the processor clock with nominal 50% duty cycle.
jtag_tdi, ejtag_dint_n	Input		_	JTAG Test Data In Requires an external pull-up.  On the rising edge of jtag_tck, serial input data are shifted into either the Instruction or Data register, depending on the TAP controller state. During Real Mode, this input is used as an interrupt line to stop the debug unit from Real Time mode and return the debug unit back to Run Time Mode (standard JTAG). This pin is also used as the ejtag_dint_n signal in the EJTAG mode.
jtag_tdo, ejtag_tpc	Output	Z	High	JTAG Test Data Out The jtag_tdo is serial data shifted out from instruction or data register on the falling edge of jtag_tck. When no data is shifted out, the jtag_tdo is tri-stated. During Real Time Mode, this signal provides a non-sequential program counter at the processor clock or at a division of processor clock. This pin is also used as the ejtag_tpc signal in the EJTAG mode.
jtag_tms	Input		_	JTAG Test Mode Select Requires an external pull-up. The logic signal received at the jtag_tms input is decoded by the TAP controller to control test operation. jtag_tms is sampled on the rising edge of the jtag_tck.
jtag_trst_n	Input	L	_	JTAG Test Reset When neither JTAG nor EJTAG are being used, jtag_trst_n must be driven low (pulled down) or the jtag_tms/ejtag_tms signals must be pulled up and jtag_clk actively clocked.
ejtag_dclk	Output	Z	_	EJTAG Test Clock Processor Clock. During Real Time Mode, this signal is used to capture address and data from the ejtag_tpc signal at the processor clock speed or any division of the internal pipeline.

Table 1 Pin Descriptions (Part 5 of 6)

Name	Туре	Reset State Status	Drive Strength Capability	Description
ejtag_pcst[2:0]	I/O	Z	Low	EJTAG PC Trace Status Information  111 (STL) Pipe line Stall 110 (JMP) Branch/Jump forms with PC output 101 (BRT) Branch/Jump forms with no PC output 100 (EXP) Exception generated with an exception vector code output 011 (SEQ) Sequential performance 010 (TST) Trace is outputted at pipeline stall time 001 (TSQ) Trace trigger output at performance time 000 (DBM) Run Debug Mode Alternate function: modebit[2:0].
ejtag_debugboot	Input		_	EJTAG DebugBoot Requires an external pull-down.  The ejtag_debugboot input is used during reset and forces the CPU core to take a debug exception at the end of the reset sequence instead of a reset exception. This enables the CPU to boot from the ICE probe without having the external memory working. This input signal is level sensitive and is not latched internally. This signal will also set the JtagBrk bit in the JTAG_Control_Register[12].
ejtag_tms	Input		_	EJTAG Test Mode Select Requires an external pull-up. The ejtag_tms is sampled on the rising edge of jtag_tck.
Debug Signals	•			
debug_cpu_dma_n	1/0	Z	Low	Debug CPU versus DMA Negated  De-assertion high during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction was generated from the CPU.  Assertion low during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction was generated from DMA.  Alternate function: modebit[6].
debug_cpu_ack_n	I/O	Z	Low	Debug CPU Acknowledge Negated Indicates either a data acknowledge to the CPU or DMA. Alternate function: modebit[4].
debug_cpu_ads_n	I/O	Z	Low	Debug CPU Address/Data Strobe Negated Assertion indicates that either a CPU or a DMA transaction is beginning and that the mem_data[31:4] bus has the current block address. Alternate function: modebit[5].
debug_cpu_i_d_n	I/O	Z	Low	Debug CPU Instruction versus Data Negated  Assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction is a CPU or DMA data transaction.  De-assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction is a CPU instruction transaction.  Alternate function: modebit[3].

Table 1 Pin Descriptions (Part 6 of 6)

### pci\_host\_mode Settings

During cold reset initialization, the RC32332's PCI interface can be set to the Satellite or Host mode settings. When set to the Host mode, the CPU must configure the RC32332's PCI configuration registers, including the read-only registers. If the RC32332's PCI is in the PCI-boot mode Satellite mode, read-only configuration registers are loaded by the serial EEPROM.

Pin	Reset Boot Mode	Description	Value	Mode Settings
mem_addr[20]	PCI host mode	PCI is in satellite mode	1	PCI_satellite
		PCI is in host mode (typical system)	0	PCI_host

Table 4 RC32332 pci\_host\_mode Initialization Settings

### Clock Parameters — RC32332

Ta Commercial = 0°C to +70°C; Ta Industrial = -40°C to +85°C

3.3V version:  $V_{cc}$  Core = +3.3V±5%;  $V_{cc}$  I/O = +3.3V±5%

<u>2.5V version</u>:  $V_{cc}$  Core = +2.5V±5%;  $V_{cc}$  I/O = +3.3V±5%

Parameter	Symbol	Test Conditions		2332 MHz	RC32			2332 MHz	Units	
			Min	Max	Min	Max	Min	Max		
cpu_masterclock HIGH	t <sub>MCHIGH</sub>	Transition ≤ 2ns	8	_	6.75	1	6	_	ns	
cpu_masterclock LOW	t <sub>MCLOW</sub>	Transition ≤ 2ns	8	_	6.75	_	6	_	ns	
cpu_masterclock period1 - 3.3V ver.	t <sub>MCP</sub>	_	20	66.6	15	66.6	13.33	66.6	ns	
cpu_masterclock period <sup>1</sup> - 2.5V ver.	t <sub>MCP</sub>	_	20	40.0	15	40.0	13.33	40.0	ns	
cpu_masterclock Rise & Fall Time <sup>2</sup>	t <sub>MCRise</sub> , t <sub>MCFall</sub>	_		3	_	3	_	3	ns	
cpu_masterclock Jitter	t <sub>JITTER</sub>	_	_	<u>+</u> 250	_	<u>+</u> 250	_	<u>+</u> 200	ps	
pci_clk Rise & Fall Time	t <sub>PCRise</sub> , t <sub>PCFall</sub>	PCI 2.2	_	1.6	_	1.6	_	1.6	ns	
pci_clk Period <sup>1</sup>	t <sub>PCP</sub>		20	_	20	-	20	_	ns	
jtag_tck Rise & Fall Time	t <sub>JCRise</sub> , t <sub>JCFall</sub>	_	_	5	_	5	_	5	ns	
ejtag_dck period	t <sub>DCK</sub> , t <sub>11</sub>		10	_	10	_	10	_	ns	
jtag_tck clock period	t <sub>TCK</sub> , t <sub>3</sub>		100	_	100	_	100	_	ns	
ejtag_dclk High, Low Time	t <sub>DCK High</sub> , t <sub>9</sub> t <sub>DCK Low</sub> , t <sub>10</sub>		4	_	4	_	4	_	ns	
ejtag_dclk Rise, Fall Time	t <sub>DCK Rise</sub> , t <sub>9</sub> t <sub>DCK Fall</sub> , t <sub>10</sub>		_	1	_	1	_	1	ns	
output_clk <sup>3</sup>	t <sub>DO</sub> 21		N/A	N/A	N/A	N/A	N/A	N/A	_	
cpu_coldreset_n Asserted during power-up		power-on sequence	120	_	120	_	120	_	ms	
cpu_coldreset_n Rise Time	t <sub>CRRise</sub>		_	5	_	5	_	5	ns	

Table 5 Clock Parameters - RC32332

<sup>&</sup>lt;sup>1.</sup> cpu\_masterclock frequency should never be below pci\_clk frequency if PCI interface is used.

<sup>&</sup>lt;sup>2.</sup> Rise and Fall times are measured between 10% and 90%.

<sup>3.</sup> Output\_clk should not be used in a system. Only the cpu\_masterclock or its derivative must be used to drive all the subsystems with designs based on the RC32334/RC32332. Refer to the RC32334/RC32332 Device Errata for more information.

## **Reset Specification**




Figure 3 Mode Configuration Interface Cold Reset Sequence

## AC Timing Characteristics - RC32332

Ta Commercial =  $0^{\circ}$ C to +70°C; Ta Industrial = -40°C to +85°C

3.3V version:  $V_{cc}$  Core = +3.3V±5%;  $V_{cc}$  I/O = +3.3V±5%

<u>2.5V version</u>:  $V_{cc}$  Core = +2.5V±5%;  $V_{cc}$  I/O = +3.3V±5%

			1001	MHz <sup>1</sup>	1331	MHz <sup>1</sup>	1501	MHz <sup>1</sup>		User Manual
Signal	Symbol	Reference Edge	Min	Max	Min	Max	Min	Max	Units	Timing Diagram Reference
Local System Interface		-		<u> </u>	l	<u> </u>	l		I	
mem_data[31:0] (data phase)	Tsu2	cpu_masterclk rising	6	_	5	_	4.8	_	ns	Chapter 9, Figures
mem_data[31:0] (data phase)	Thld2	cpu_masterclk rising	1.5	_	1.5	_	1.5	_	ns	9.2 and 9.3
cpu_dt_r_n	Tdo3	cpu_masterclk rising	_	15	_	12	_	10	ns	
mem_data[31:0]	Tdo4	cpu_masterclk rising	_	12	_	10	_	9.3	ns	
mem_data[31:0] output hold time	Tdoh1	cpu_masterclk rising	1	_	1	_	1	_	ns	
mem_data[31:0] (tristate disable time)	Tdz	cpu_masterclk rising	_	12 <sup>2</sup>	_	10 <sup>2</sup>	_	9.3 <sup>2</sup>	ns	Chapter 10, Figures 10.6
mem_data[31:0] (tristate to data time)	Tzd	cpu_masterclk rising	_	12 <sup>2</sup>	_	10 <sup>2</sup>	_	9.3 <sup>2</sup>	ns	through 10.8
mem_wait_n	Tsu6	cpu_masterclk rising	9	_	7	_	6	_	ns	
mem_wait_n	Thld8	cpu_masterclk rising	1	_	1	_	1	_	ns	
mem_addr[22:2]	Tdo5	cpu_masterclk rising	_	12	_	9	_	8	ns	
mem_cs_n[5:0]	Tdo6	cpu_masterclk rising	_	12	_	9	_	8	ns	
mem_oe_n, mem_245_oe_n	Tdo7	cpu_masterclk rising	_	12	_	9	_	8	ns	
mem_we_n[3:0]	Tdo7a	cpu_masterclk rising	_	15	_	12	_	10	ns	
mem_245_dt_r_n	Tdo8	cpu_masterclk rising	_	15	_	12	_	10	ns	
mem_addr[25:2] mem_cs_n[5:0] mem_oe_n, mem_we_n[3:0], mem_245_dt_r_n, mem_245_oe_n	Tdoh3	cpu_masterclk rising	1.5	_	1.5	_	1.5	_	ns	
PCI for 3.3V Device <sup>3</sup>	•		•					•	•	
pci_ad[31:0], pci_cbe_n[3:0], pci_par, pci_frame_n, pci_trdy_n, pci_irdy_n, pci_stop_n, pci_perr_n, pci_serr_n, pci_devsel_n, pci_lock_n	Tsu	pci_clk rising	3	_	3	_	3	_	ns	
pci_idsel, pci_req_n[2], pci_req_n[1], pci_req_n[0], pci_gnt_n[0], pci_inta_n	Tsu	pci_clk rising	5	_	5	_	5	_	ns	
pci_gnt_n[0]	Tsu	pci_clk rising	5	_	5	_	5	_	ns	
pci_ad[31:0], pci_cbe_n[3:0], pci_par, pci_frame_n, pci_trdy_n, pci_irdy_n, pci_stop_n, pci_perr_n, pci_serr_n, pci_devsel_n, pci_lock_n <sup>4</sup>	Thid	pci_clk rising	0	_	0	_	0	_	ns	

Table 6 AC Timing Characteristics - RC32332 (Part 1 of 4)

			100	ИHz <sup>1</sup>	1331	MHz <sup>1</sup>	150	MHz <sup>1</sup>		User Manual	
Signal	Symbol	Reference Edge	Min	Max	Min	Max	Min	Max	Units	Timing Diagram Reference	
pci_ad[31:0], pci_cbe_n[3:0], pci_par, pci_frame_n, pci_trdy_n, pci_irdy_n, pci_stop_n, pci_perr_n, pci_serr_n, pci_devsel_n	Tdo	pci_clk rising	2	7.5	2	7.5	2	7.5	ns		
pci_req_n[0], pci_gnt_[2], pci_gnt_n[1], pci_gnt_n[0], pci_inta_n	Tdo	pci_clk rising	2	7.5	2	7.5	2	7.5	ns		
SDRAM Controller	•			•	•			•	•		
sdram_245_dt_r_n	Tdo8	cpu_masterclk rising	_	15	_	12	_	10	ns	Chapter 11,	
sdram_ras_n, sdram_cas_n, sdram_we_n, sdram_cs_n[3:0], sdram_s_n[1:0], sdram_bemask_n[3:0], sdram_cke	Tdo9	cpu_masterclk rising	_	12	_	9	_	8	ns	Figures 11.4 and 11.5	
sdram_addr_12	Tdo10	cpu_masterclk rising	_	12	_	9	_	8	ns		
sdram_245_oe_n	Tdo11	cpu_masterclk rising	_	12	_	9	_	8	ns		
sdram_245_dt_r_n	Tdoh4	cpu_masterclk rising	1	_	1	_	1	_	ns		
sdram_ras_n, sdram_cas_n, sdram_we_n, sdram_cs_n[3:0], sdram_s_n[1:0], sdram_bemask_n[3:0] sdram_cke, sdram_addr_12, sdram_245_oe_n	Tdoh4	cpu_masterclk rising	2.5	_	2.5	_	2.5	_	ns		
DMA	•	1	11	u.	ul.		I		1		
dma_ready_n[0], dma_done_n[0]	Tsu7	cpu_masterclk rising	9	_	7	_	6	_	ns		
dma_ready_n[0], dma_done_n[0]	Thld9	cpu_masterclk rising	1	_	1	_	1	_	ns	Chapter 13, Figure 13.4	
Interrupt Handling											
cpu_int_n[1:0], cpu_nmi_n	Tsu9	cpu_masterclk rising	9	_	7	_	6	_	ns	Chapter 14,	
cpu_int_n[1:0], cpu_nmi_n	Thld13	cpu_masterclk rising	1	_	1	_	1	_	ns	Figure 14.12	
PIO											
PIO[7:0]	Tsu7	cpu_masterclk rising	9	_	7	_	6	_	ns	Chapter 15,	
PIO[7:0]	Thld9	cpu_masterclk rising	1	_	1	_	1	_	ns	Figures 15.9 and 15.10	
PIO[7:6], PIO[4:0]	Tdo16	cpu_masterclk rising	_	15	_	12	_	10	ns		
PIO[5]	Tdo19	cpu_masterclk rising	_	15	_	12	_	10	ns		
PIO[7:6], PIO[4:0]	Tdoh7	cpu_masterclk rising	1	_	1	_	1	_	ns		
PIO[5]	Tdoh7	cpu_masterclk rising	1	_	1	_	1	_	ns		
UARTs											
uart_rx[0], uart_tx[0]	Tsu7	cpu_masterclk rising	15	_	12	_	10	_	ns	a	
uart_rx[0], uart_tx[0]	Thld9	cpu_masterclk rising	15	_	12	_	10	_	ns	Chapter 17, Figure 17.16	
uart_rx[0], uart_tx[0]	Tdo16	cpu_masterclk rising	_	15	_	12	_	10	ns	rigure 17.16	
uart_rx[0], uart_tx[0]	Tdoh8	cpu_masterclk rising	1	_	1	_	1	_	ns		

Table 6 AC Timing Characteristics - RC32332 (Part 3 of 4)

			100	ИHz <sup>1</sup>	1331	ИHz <sup>1</sup>	150	MHz <sup>1</sup>		User Manual	
Signal	Symbol	Reference Edge	Min	Max	Min	Max	Min	Max	Units	Timing Diagram Reference	
Reset	<u> </u>			ı	l	ı		<u> </u>			
mem_addr[19:17]	Tsu10	cpu_coldreset_n rising	10	l –	10	l –	10	_	ms	Chapter 19,	
mem_addr[19:17]	Thld10	cpu_coldreset_n rising	1	_	1	_	1	_	ns	Figures 19.8 and 19.9	
mem_addr[22:20]	Tsu22	cpu_masterclk rising	9	_	7	_	6	_	ns	. 19.9	
mem_addr[22:20]	Thld22	cpu_masterclk rising	1	_	1	_	1	_	ns		
Debug Interface	1				I		ı			1	
debug_cpu_dma_n, debug_cpu_ack_n, debug_cpu_ads_n, debug_cpu_i_d_n, ejtag_pcst[2:0]	Tsu20	cpu_coldreset_n rising	10	_	10	_	10	_	ms		
debug_cpu_dma_n, debug_cpu_ack_n, debug_cpu_ads_n, debug_cpu_i_d_n, ejtag_pcst[2:0]	Thld20	cpu_coldreset_n rising	1	_	1	_	1	_	ns	Chapter 19, Figure 19.9 and Chapter 9, Figure 9.2	
debug_cpu_dma_n, debug_cpu_ack_n, debug_cpu_ads_n, debug_cpu_i_d_n	Tdo20	cpu_masterclk rising	-	15	_	12	_	10	ns		
debug_cpu_dma_n, debug_cpu_ack_n, debug_cpu_ads_n, debug_cpu_i_d_n	Tdoh20	cpu_masterclk rising	1	_	1	_	1	_	ns		
JTAG Interface	1				I		ı			1	
jtag_tms, jtag_tdi, jtag_trst_n	t <sub>5</sub>	jtag_tck rising	10	_	10	_	10	_	ns		
jtag_tms, jtag_tdi, jtag_trst_n	t <sub>6</sub>	jtag_tck rising	10	_	10	_	10	_	ns	See Figure 4 below.	
jtag_tdo	t <sub>4</sub>	jtag_tck falling	_	10	_	10	_	10	ns	bolow.	
EJTAG Interface							•				
ejtag_tms, ejtag_debugboot	t <sub>5</sub>	jtag_tclk rising	4	_	4	_	4	_	ns		
ejtag_tms, ejtag_debugboot	t <sub>6</sub>	jtag_clk rising	2	_	2	_	2	_	ns		
jtag_tdo Output Delay Time	t <sub>TDODO</sub> , t <sub>4</sub>	jtag_tck falling	_	6	_	6	_	6	ns		
jtag_tdi Input Setup Time	t <sub>TDIS</sub> , t <sub>5</sub>	jtag_tck rising	4	_	4	_	4	_	ns	See Figure 4 below.	
jtag_tdi Input Hold Time	t <sub>TDIH</sub> , t <sub>6</sub>	jtag_tck rising	2	_	2	_	2	_	ns		
jtag_trst_n Low Time	t <sub>TRSTLow</sub> , t <sub>12</sub>	_	100	_	100	_	100	_	ns		
jtag_trst_n Removal Time	t <sub>TRSTR</sub> , t <sub>13</sub>	jtag_tck rising	3	_	3	_	3	_	ns		
ejtag_tpc Output Delay Time	t <sub>TPCDO</sub> , t <sub>8</sub>	ejtag_dclk rising	-1	3	-1	3	-1	3	ns		
ejtag_pcst Output Delay Time	t <sub>PCSTDO</sub> , t <sub>7</sub>	ejtag_dclk rising	-1	3	-1	3	-1	3	ns		

Table 6 AC Timing Characteristics - RC32332 (Part 4 of 4)

<sup>1.</sup> At all pipeline frequencies.

<sup>&</sup>lt;sup>2</sup> Guaranteed by design.

 $<sup>^{3.}\,\</sup>mbox{This PCI}$  interface conforms to the PCI Local Bus Specification, Rev 2.2 at 33MHz.

<sup>&</sup>lt;sup>4</sup> pci\_rst\_n is tested per PCI 2.2 as an asynchronous signal.

### Standard EJTAG Timing — RC32332

Figure 4 represents the timing diagram for the EJTAG interface signals.

The standard JTAG connector is a 10-pin connector providing 5 signals and 5 ground pins. For Standard EJTAG, a 24-pin connector has been chosen providing 12 signals and 12 ground pins. This guarantees elimination of noise problems by incorporating signal-ground type arrangement. Refer to the RC32334/RC32332 User Reference Manual for connector pinout and mechanical specifications.





Figure 4 Standard EJTAG Timing

## **Output Loading for AC Testing**



Signal	Cld
All High Drive Signals	50 pF
All Low Drive Signals	25 pF

Figure 5 Output Loading for AC Testing

Note: PCI pins have been correlated to PCI 2.2.

## **Recommended Operation Temperature and Supply Voltage**

### 3.3V Device

Grade	Ambient Temperature	Gnd	V <sub>cc</sub> IO	V <sub>cc</sub> Core	V <sub>cc</sub> P
Commercial	0°C to +70°C Ambient	0V	3.3V±5%	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C Ambient	0V	3.3V±5%	3.3V±5%	3.3V±5%

Table 7 Temperature and Voltage — 3.3V Device

### 2.5V Device

Grade	Ambient Temperature	Gnd	V <sub>cc</sub> IO	V <sub>cc</sub> Core	V <sub>cc</sub> P
Commercial	0°C to +70°C Ambient	0V	3.3V±5%	2.5V±5%	2.5V±5%
Industrial	-40°C to +85°C Ambient	0V	3.3V±5%	2.5V±5%	2.5V±5%

Table 8 Temperature and Voltage — 2.5V Device

## **Power Consumption**

#### 3.3V Device

Note: This table is based on a 2:1 pipeline-to-bus clock ratio.

Parameter		1001	100MHz		133MHz		150MHz		Conditions	
		Typical	Max.	Typical	Max.	Typical	Max.	Unit		
I <sub>CC</sub>	Normal mode	360	480	480	630	550	700	mA	C <sub>L</sub> = (See Figure 5, Output Loading	
	Standby mode <sup>1</sup>	250	370	330	480	390	540	mA	for AC Testing) $T_a = 25^{\circ}C$	
Power Dissipation	Normal mode	1.2	1.7	1.5	2.2	1.7	2.4	W	$V_{cc}$ Core = 3.46V (for max. values)	
	Standby mode <sup>1</sup>	0.83	1.3	1.1	1.7	1.3	1.9	W	V <sub>cc</sub> I/O = 3.46V (for max. values) V <sub>cc</sub> Core = 3.3V (for typical values) V <sub>cc</sub> I/O = 3.3V (for typical values)	

Table 10 Power Consumption — 3.3V Device

### 2.5V Device

Note: This table is based on a 2:1 pipeline-to-bus clock ratio.

Parameter		100MHz		133MHz		150MHz		Unit	Conditions	
		Typical	Max.	Typical	Max.	Typical Max.				
I <sub>CC</sub> I/O	Normal mode	24	81	32	93	35	104	mA	C <sub>L</sub> = (See Figure 5, Output Loading	
	Standby mode <sup>1</sup>	2	81	2	93	2	104	mA	for AC Testing) $T_a = 25^{\circ}C$ $V_{cc}$ Core = 2.625V (for max. values) $V_{cc}$ I/O = 3.46V (for max. values) $V_{cc}$ Core = 2.5V (for typical values)	
I <sub>CC</sub> core	Normal mode	232	301	298	392	333	438	mA		
	Standby mode <sup>1</sup>	120	269	151	319	168	345	mA		
Power Dissipation	Normal mode	0.66	1.07	0.85	1.35	0.95	1.51	W	$V_{cc}^{-1}$ I/O = 3.3V (for typical values)	
	Standby mode <sup>1</sup>	0.31	0.94	0.38	1.10	0.43	1.21	W		

Table 11 Power Consumption — 2.5V Device

### **Power Ramp-up**

### 3.3V Device

There is no special requirement for how fast  $V_{cc}$  I/O ramps up to 3.3V. However, all timing references are based on a stable  $V_{cc}$  I/O.

#### 2.5V Device

The 2.5V core supply (and 2.5V  $V_{cc}P$  supply) can be fully powered without the 3.3V I/O supply. However, the 3.3V I/O supply cannot exceed the 2.5V core supply by more than 1 volt during power up. A sustained large power difference could potentially damage the part. Inputs should not be driven until the part is fully powered. Specifically, the input high voltages should not be applied until the 3.3V I/O supply is powered.

There is no special requirement for how fast V<sub>cc</sub> I/O ramps up to 3.3V. However, all timing references are based on a stable V<sub>cc</sub> I/O.

<sup>1.</sup> RISCore 32300 CPU core enters Standby mode by executing WAIT instructions. On-chip logic outside the CPU core continues to function.

<sup>1.</sup> RISCore 32300 CPU core enters Standby mode by executing WAIT instructions. On-chip logic outside the CPU core continues to function.

### **Power Curves**

The following four graphs contain the simulated power curves that show power consumption at various bus frequencies. Figures 6 and 7 apply to the 3.3V device, while Figures 8 and 9 apply to the 2.5V device.




Figure 6 Typical Power Usage — RC32V332 Device




Figure 7 Maximum Power Usage — RC32V332 Device




Figure 8 Typical Power Usage — RC32T332 Device





Figure 9 Maximum Power Usage — RC32T332 Device

# **RC32332 Alternate Signal Functions**


Pin	Alt #1	Alt #2	Pin	Alt #1	Alt #2	Pin	Alt #1	Alt #2
13	sdram_addr[2]		40	sdram_addr[16]		174	modebit[2]	
14	sdram_addr[3]		41	modebit[7]		177	modebit[3]	
15	sdram_addr[4]		42	modebit[8]		178	modebit[5]	
18	sdram_addr[5]		43	modebit[9]		179	modebit[4]	
19	sdram_addr[6]		44	reset_pci_host_mode		180	modebit[6]	
20	sdram_addr[7]		45	reset_boot_mode[0]		185	PIO[4]	
21	sdram_addr[8]		48	reset_boot_mode[1]		186	PIO[5]	pci_eeprom_sk
22	sdram_addr[9]		83	mem_245_dt_r_n	sdram_245_dt_r_n	187	PIO[3]	pci_eeprom_mdi
23	sdram_addr[10]		156	pci_eeprom_cs (satellite)	PIO[7]	188	PIO[6]	pci_eeprom_mdo
24	sdram_addr[11]		157	pci_idsel (satellite)		189	PIO[0]	dma_done_n[0]
35	sdram_addr[13]		158	pci_inta_n (satellite)		191	sdram_wait_n	mem_wait_n
38	sdram_addr[14]		170	modebit[0]		207	PIO[1]	
39	sdram_addr[15]		171	modebit[1]		208	PIO[2]	

Table 14 RC32332 Alternate Signal Functions


## RC32332 Package Drawing — 208-pin PQFP



### RC32332 Package Drawing — Page Two



## **Ordering Information**



79RC32 = 32-bit family product

### **Valid Combinations**

### 3.3V Device

79RC32V332 - 100DH, 133DH, 150DH Commercial 79RC32V332 - 100DHI, 133DHI, 150DHI Industrial

#### 2.5V Device

79RC32T332 - 100DH, 133DH, 150DH Commercial 79RC32T332 - 100DHI, 133DHI, 150DHI Industrial



6024 Silver Creek Valley Road San Jose, CA 95138 for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support:

email: rischelp@idt.com phone: 408-284-8208