



Welcome to E-XFL.COM

#### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

#### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Details

Product Status	Active			
Туре	Floating Point			
Interface	DAI, SPI			
Clock Rate	200MHz			
Non-Volatile Memory	ROM (512kB)			
On-Chip RAM	384kB			
Voltage - I/O	3.30V			
Voltage - Core	1.00V			
Operating Temperature	-40°C ~ 105°C (TA)			
Mounting Type	Surface Mount			
Package / Case	144-LQFP Exposed Pad			
Supplier Device Package	144-LQFP-EP (20x20)			
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-21364yswz-2aa			

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# TABLE OF CONTENTS

Summary	1
Dedicated Audio Components	1
General Description	3
SHARC Family Core Architecture	4
Family Peripheral Architecture	6
I/O Processor Features	8
System Design	8
Development Tools	9
Additional Information	10
Related Signal Chains	10
Pin Function Descriptions	11
Specifications	14
Operating Conditions	14
Electrical Characteristics	15
Package Information	16

## **REVISION HISTORY**

7/13—Revision I to Revision J
Updated Development Tools9
Added Nominal Value column in Operating Conditions 14
Changed Max values in Table 30 in Pulse-Width Modulation Generators
Updated Ordering Guide

ESD Caution	. 16
Maximum Power Dissipation	. 16
Absolute Maximum Ratings	. 16
Timing Specifications	. 16
Output Drive Currents	. 46
Test Conditions	. 46
Capacitive Loading	. 46
Thermal Characteristics	. 47
144-Lead LQFP_EP Pin Configurations	. 48
136-Ball BGA Pin Configurations	. 50
Package Dimensions	. 53
Surface-Mount Design	. 54
Automotive Products	. 55
Ordering Guide	. 56

#### Table 3. ADSP-2136x Internal Memory Space

IOP Registers 0x0000 0000–0003 FFFF							
Long Word (64 Bits)	Extended Precision Normal or Instruction Word (48 Bits)	Normal Word (32 Bits)	Short Word (16 Bits)				
Block 0 ROM	Block 0 ROM	Block 0 ROM	Block 0 ROM				
0x0004 0000–0x0004 7FFF	0x0008 0000-0x0008 AAA9	0x0008 0000-0x0008 FFFF	0x0010 0000-0x0011 FFFF				
Reserved		Reserved	Reserved				
0x0004 8000-0x0004 BFFF		0x0009 0000–0x0009 7FFF	0x0012 0000–0x0012 FFFF				
Block 0 SRAM	Block 0 SRAM	Block 0 SRAM	Block 0 SRAM				
0x0004 C000–0x0004 FFFF	0x0009 0000–0x0009 5554	0x0009 8000–0x0009 FFFF	0x0013 0000–0x0013 FFFF				
Block 1 ROM	Block 1 ROM	Block 1 ROM	Block 1 ROM				
0x0005 0000–0x0005 7FFF	0x000A 0000–0x000A AAA9	0x000A 0000–0x000A FFFF	0x0014 0000–0x0015 FFFF				
Reserved		Reserved	Reserved				
0x0005 8000-0x0005 BFFF		0x000B 0000–0x000B 7FFF	0x0016 0000–0x0016 FFFF				
Block 1 SRAM	Block 1 SRAM	Block 1 SRAM	Block 1 SRAM				
0x0005 C000–0x0005 FFFF	0x000B 0000–0x000B 5554	0x000B 8000–0x000B FFFF	0x0017 0000–0x0017 FFFF				
Block 2 SRAM	Block 2 SRAM	Block 2 SRAM	Block 2 SRAM				
0x0006 0000–0x0006 1FFF	0x000C 0000–0x000C 2AA9	0x000C 0000-0x000C 3FFF	0x0018 0000–0x0018 7FFF				
Reserved		Reserved	Reserved				
0x0006 2000-0x0006 FFFF		0x000C 4000–0x000D FFFF	0x0018 8000–0x001B FFFF				
Block 3 SRAM	Block 3 SRAM	Block 3 SRAM	Block 3 SRAM				
0x0007 0000–0x0007 1FFF	0x000E 0000-0x000E 2AA9	0x000E 0000–0x000E 3FFF	0x001C 0000–0x001C 7FFF				
Reserved		Reserved	Reserved				
0x0007 2000-0x0007 FFFF		0x000E 4000–0x000F FFFF	0x001C 8000–0x001F FFFF				
			Reserved 0x0020 0000–0xFFFF FFFF				

or test access port, is assigned to each customer. The device ignores a wrong key. Emulation features and external boot modes are only available after the correct key is scanned.

## FAMILY PERIPHERAL ARCHITECTURE

The ADSP-2136x family contains a rich set of peripherals that support a wide variety of applications, including high quality audio, medical imaging, communications, military, test equipment, 3D graphics, speech recognition, monitor control, imaging, and other applications.

### **Parallel Port**

The parallel port provides interfaces to SRAM and peripheral devices. The multiplexed address and data pins (AD15–0) can access 8-bit devices with up to 24 bits of address, or 16-bit devices with up to 16 bits of address. In either mode, 8-bit or 16-bit, the maximum data transfer rate is  $f_{PCLK}/4$ .

DMA transfers are used to move data to and from internal memory. Access to the core is also facilitated through the parallel port register read/write functions. The  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , and ALE (address latch enable) pins are the control pins for the parallel port.

## Serial Peripheral (Compatible) Interface

The processors contain two serial peripheral interface ports (SPIs). The SPI is an industry-standard synchronous serial link, enabling the processor's SPI-compatible port to communicate with other SPI-compatible devices. The SPI consists of two data pins, one device select pin, and one clock pin. It is a full-duplex synchronous serial interface, supporting both master and slave modes and can operate at a maximum baud rate of  $f_{PCLK}/4$ .

The SPI port can operate in a multimaster environment by interfacing with up to four other SPI-compatible devices, either acting as a master or slave device. The ADSP-2136x SPIcompatible peripheral implementation also features programmable baud rate, clock phase, and polarities. The SPIcompatible port uses open drain drivers to support a multimaster configuration and to avoid data contention.

### **Pulse-Width Modulation**

The entire PWM module has four groups of four PWM outputs each. Therefore, this module generates 16 PWM outputs in total. Each PWM group produces two pairs of PWM signals on the four PWM outputs.

The PWM module is a flexible, programmable, PWM waveform generator that can be programmed to generate the required switching patterns for various applications related to motor and engine control or audio power control. The PWM generator can

audio channels in I2S, left-justified sample pair, or right-justified mode. One frame sync cycle indicates one 64-bit left/right pair, but data is sent to the FIFO as 32-bit words (that is, one-half of a frame at a time). The processor supports 24- and 32-bit  $I^2$ S, 24- and 32-bit left-justified, and 24-, 20-, 18- and 16-bit right-justified formats.

### Precision Clock Generator (PCG)

The precision clock generators (PCG) consist of two units, each of which generates a pair of signals (clock and frame sync) derived from a clock input signal. The units, A and B, are identical in functionality and operate independently of each other. The two signals generated by each unit are normally used as a serial bit clock/frame sync pair.

### **Peripheral Timers**

The following three general-purpose timers can generate periodic interrupts and be independently set to operate in one of three modes:

- Pulse waveform generation mode
- Pulse width count/capture mode
- External event watchdog mode

Each general-purpose timer has one bidirectional pin and four registers that implement its mode of operation: a 6-bit configuration register, a 32-bit count register, a 32-bit period register, and a 32-bit pulse width register. A single control and status register enables or disables all three general-purpose timers independently.

## **I/O PROCESSOR FEATURES**

The processor's I/O provides many channels of DMA and controls the extensive set of peripherals described in the previous sections.

## DMA Controller

The processor's on-chip DMA controllers allow data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions. DMA transfers can occur between the processor's internal memory and its serial ports, the SPI-compatible (serial peripheral interface) ports, the IDP (input data port), the parallel data acquisition port (PDAP), or the parallel port (PP). See Table 4.

### Table 4. DMA Channels

Peripheral	ADSP-2136x
SPORTs	12
IDP/PDAP	8
SPI	2
MTM/DTCP	2
Parallel Port	1
Total DMA Channels	25

## SYSTEM DESIGN

The following sections provide an introduction to system design options and power supply issues.

### **Program Booting**

The internal memory of the processor boots at system power-up from an 8-bit EPROM via the parallel port, an SPI master, an SPI slave, or an internal boot. Booting is determined by the boot configuration (BOOT\_CFG1-0) pins in Table 5. Selection of the boot source is controlled via the SPI as either a master or slave device, or it can immediately begin executing from ROM.

Table 5.	Boot Mode	Selection
----------	-----------	-----------

BOOT_CFG1-0	Booting Mode
00	SPI Slave Boot
01	SPI Master Boot
10	Parallel Port Boot via EPROM
11	No booting occurs. Processor executes
	from internal ROM after reset.

### Phase-Locked Loop

The processors use an on-chip phase-locked loop (PLL) to generate the internal clock for the core. On power-up, the CLK\_CFG1-0 pins are used to select ratios of 32:1, 16:1, and 6:1. After booting, numerous other ratios can be selected via software control.

The ratios are made up of software configurable numerator values from 1 to 64 and software configurable divisor values of 1, 2, 4, and 8.

## **Power Supplies**

The processor has a separate power supply connection for the internal ( $V_{DDINT}$ ), external ( $V_{DDEXT}$ ), and analog ( $A_{VDD}/A_{VSS}$ ) power supplies. The internal and analog supplies must meet the 1.2 V requirement for K, B, and Y grade models, and the 1.0 V requirement for Y models. (For information on the temperature ranges offered for this product, see Operating Conditions on Page 14, Package Information on Page 16, and Ordering Guide on Page 56.) The external supply must meet the 3.3 V requirement. All external supply pins must be connected to the same power supply.

Note that the analog supply pin ( $A_{VDD}$ ) powers the processor's internal clock generator PLL. To produce a stable clock, it is recommended that PCB designs use an external filter circuit for the  $A_{VDD}$  pin. Place the filter components as close as possible to the  $A_{VDD}/A_{VSS}$  pins. For an example circuit, see Figure 3. (A recommended ferrite chip is the muRata BLM18AG102SN1D.) To reduce noise coupling, the PCB should use a parallel pair of power and ground planes for  $V_{DDINT}$  and GND. Use wide traces to connect the bypass capacitors to the analog power ( $A_{VDD}$ ) and ground ( $A_{VSS}$ ) pins. Note that the  $A_{VDD}$  and  $A_{VSS}$  pins specified in Figure 3 are inputs to the processor and not the analog ground plane on the board—the  $A_{VSS}$  pin should connect directly to digital ground (GND) at the chip.

VisualDSP++. For more information visit www.analog.com and search on "Blackfin software modules" or "SHARC software modules".

#### Designing an Emulator-Compatible DSP Board (Target)

For embedded system test and debug, Analog Devices provides a family of emulators. On each JTAG DSP, Analog Devices supplies an IEEE 1149.1 JTAG Test Access Port (TAP). In-circuit emulation is facilitated by use of this JTAG interface. The emulator accesses the processor's internal features via the processor's TAP, allowing the developer to load code, set breakpoints, and view variables, memory, and registers. The processor must be halted to send data and commands, but once an operation is completed by the emulator, the DSP system is set to run at full speed with no impact on system timing. The emulators require the target board to include a header that supports connection of the DSP's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, signal buffering, signal termination, and emulator pod logic, see the Engineer-to-Engineer Note "*Analog Devices JTAG Emulation Technical Reference*" (EE-68) on the Analog Devices website (www.analog.com)—use site search on "EE-68." This document is updated regularly to keep pace with improvements to emulator support.

### **ADDITIONAL INFORMATION**

This data sheet provides a general overview of the processor's architecture and functionality. For detailed information on the ADSP-2136x family core architecture and instruction set, refer to the ADSP-2136x SHARC Processor Hardware Reference and the ADSP-2136x SHARC Processor Programming Reference.

## **RELATED SIGNAL CHAINS**

A *signal chain* is a series of signal-conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next. Signal chains are often used in signal processing applications to gather and process data or to apply system controls based on analysis of real-time phenomena. For more information about this term and related topics, see the "signal chain" entry in the Glossary of EE Terms on the Analog Devices website.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the www.analog.com website.

The Circuits from the Lab<sup>TM</sup> site

(http://www.analog.com/signalchains) provides:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

## **PIN FUNCTION DESCRIPTIONS**

The processor's pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS and TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST). Tie or pull unused inputs to  $V_{DDEXT}$  or GND, except for the following:

DAI\_Px, SPICLK, MISO, MOSI, EMU, TMS, TRST, TDI, and AD15–0. **Note**: These pins have pull-up resistors.

#### Table 6. Pin Descriptions

		State During and	
Pin	Туре	After Reset	Function
AD15-0	I/O/T (pu)	Three-state with pull-up enabled	<b>Parallel Port Address/Data.</b> The ADSP-2136x parallel port and its corresponding DMA unit output addresses and data for peripherals on these multiplexed pins. The multiplex state is determined by the ALE pin. The parallel port can operate in either 8-bit or 16-bit mode. Each AD pin has a 22.5 k $\Omega$ internal pull-up resistor. For details about the AD pin operation, refer to the <i>ADSP-2136x SHARC Processor Hardware Reference</i> . For 8-bit mode: ALE is automatically asserted whenever a change occurs in the upper 16 external address bits, ADDR23–8; ALE is used in conjunction with an external latch to retain the values of the ADDR23–8. For detailed information on I/O operations and pin multiplexing, refer to the <i>ADSP-2136x SHARC Processor Hardware Reference</i> .
RD	O (pu)	Three-state, driven high <sup>1</sup>	<b>Parallel Port Read Enable.</b> RD is asserted low whenever the processor reads 8-bit or 16- bit data from an external memory device. When AD15–0 are flags, this pin remains deasserted. RD has a 22.5 k $\Omega$ internal pull-up resistor.
WR	O (pu)	Three-state, driven high <sup>1</sup>	<b>Parallel Port Write Enable.</b> WR is asserted low whenever the processor writes 8-bit or 16-bit data to an external memory device. When AD15–0 are flags, this pin remains deasserted. WR has a 22.5 k $\Omega$ internal pull-up resistor.
ALE	O (pd)	Three-state, driven low <sup>1</sup>	<b>Parallel Port Address Latch Enable.</b> ALE is asserted whenever the processor drives a new address on the parallel port address pins. On reset, ALE is active high. However, it can be reconfigured using software to be active low. When AD15–0 are flags, this pin remains deasserted. ALE has a 20 k $\Omega$ internal pull-down resistor.
Flag[0]/ <del>Irq0</del> /SPI Flg[0]	I/O	FLAG[0] INPUT	FLAG0/Interrupt Request0/SPI0 Slave Select.
FLAG[1]/ <del>IRQ1</del> /SPI FLG[1]	I/O	FLAG[1] INPUT	FLAG1/Interrupt Request1/SPI1 Slave Select.
FLAG[2]/IRQ2/SPI FLG[2]	I/O	FLAG[2] INPUT	FLAG2/Interrupt Request 2/SPI2 Slave Select.
FLAG[3]/TMREXP/ SPIFLG[3]	I/O	FLAG[3] INPUT	FLAG3/Timer Expired/SPI3 Slave Select.
DAI_P20-1	I/O/T (pu)	Three-state with programmable pull-up	<b>Digital Audio Interface Pins</b> . These pins provide the physical interface to the SRU. The SRU configuration registers define the combination of on-chip peripheral inputs or outputs connected to the pin and to the pin's output enable. The configuration registers of these peripherals then determine the exact behavior of the pin. Any input or output signal present in the SRU can be routed to any of these pins. The SRU provides the connection from the serial ports, input data port, precision clock generators and timers, sample rate converters and SPI to the DAI_P20-1 pins. These pins have internal 22.5 k $\Omega$ pull-up resistors that are enabled on reset. These pull-ups can be disabled using the DAI_PIN_PULLUP register.

The following symbols appear in the Type column of Table 6:  $\mathbf{A}$  = asynchronous,  $\mathbf{G}$  = ground,  $\mathbf{I}$  = input,  $\mathbf{O}$  = output,  $\mathbf{P}$  = power supply,  $\mathbf{S}$  = synchronous, ( $\mathbf{A}/\mathbf{D}$ ) = active drive, ( $\mathbf{O}/\mathbf{D}$ ) = open drain, and  $\mathbf{T}$  = three-state, ( $\mathbf{pd}$ ) = pull-down resistor, ( $\mathbf{pu}$ ) = pull-up resistor.

### Table 6. Pin Descriptions (Continued)

Pin	Туре	State During and After Reset	Function			
BOOT_CFG1-0	1	Input only	<b>Boot Configuration Select.</b> This pin is used to select the boot mode for the processor. The BOOT_CFG pins must be valid before reset is asserted. For a description of the boot mode, refer to Table 5, Boot Mode Selection.			
RESETOUT	0	Output only	Reset Out. Drives out the core reset signal to an external device.			
RESET	I/A	Input only	<b>Processor Reset.</b> Resets the ADSP-2136x to a known state. Upon deassertion, there is 4096 CLKIN cycle latency for the PLL to lock. After this time, the core begins program execution from the hardware reset vector address. The RESET input must be asserted (low) at power-up.			
ТСК	I	Input only <sup>3</sup>	<b>Test Clock (JTAG).</b> Provides a clock for JTAG boundary scan. TCK must be asserted (pulsed low) after power-up or held low for proper operation of the processors.			
TMS	I/S (pu)	Three-state with pull-up enabled	<b>Test Mode Select (JTAG).</b> Used to control the test state machine. TMS has a 22.5 k $\Omega$ internal pull-up resistor.			
TDI	I/S (pu)	Three-state with pull-up enabled	<b>Test Data Input (JTAG).</b> Provides serial data for the boundary scan logic. TDI has a 22.5 k internal pull-up resistor.			
TDO	0	Three-state <sup>4</sup>	Test Data Output (JTAG). Serial scan output of the boundary scan path.			
TRST	I/A (pu)	Three-state with pull-up enabled	<b>Test Reset (JTAG).</b> Resets the test state machine. TRST must be asserted (pulsed low) after power-up or held low for proper operation of the ADSP-2136x. TRST has a 22.5 k $\Omega$ internal pull-up resistor.			
EMU	O (O/D) (pu)	Three-state with pull-up enabled	<b>Emulation Status.</b> Must be connected to the processor's JTAG emulators target board connector only. EMU has a 22.5 k $\Omega$ internal pull-up resistor.			
V <sub>DDINT</sub>	Р		Core Power Supply. Supplies the processor's core.			
V <sub>DDEXT</sub>	Р		I/O Power Supply.			
A <sub>VDD</sub>	Ρ		<b>Analog Power Supply.</b> Supplies the processor's internal PLL (clock generator). This pin has the same specifications as V <sub>DDINT</sub> , except that added filtering circuitry is required. For more information, see Power Supplies on Page 8.			
A <sub>VSS</sub>	G		Analog Power Supply Return.			
GND	G		Power Supply Return.			

power supply, column of lable isynchronous, G = Input, **U** output, P S = synchronous, (A/D) = active drive, (O/D) = open drain, and T = three-state, (pd) = pull-down resistor, (pu) = pull-up resistor.

 $^1\overline{\text{RD}}, \overline{\text{WR}}, \text{and ALE}$  are three-stated (and not driven) only when  $\overline{\text{RESET}}$  is active.

<sup>2</sup> Output only is a three-state driver with its output path always enabled. <sup>3</sup> Input only is a three-state driver with both output path and pull-up disabled.

<sup>4</sup>Three-state is a three-state driver with pull-up disabled.

## **SPECIFICATIONS**

Specifications are subject to change without notice.

## **OPERATING CONDITIONS**

		K Grade		B Grade			Y Grade				
Parameter	Description	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	Unit
V <sub>DDINT</sub>	Internal (Core) Supply Voltage	1.14	1.2	1.26	1.14	1.2	1.26	0.95	1.0	1.05	V
A <sub>VDD</sub>	Analog (PLL) Supply Voltage	1.14	1.2	1.26	1.14	1.2	1.26	0.95	1.0	1.05	V
V <sub>DDEXT</sub>	External (I/O) Supply Voltage	3.13	3.3	3.47	3.13	3.3	3.47	3.13	3.3	3.47	V
$V_{IH}^{1}$	High Level Input Voltage @ V <sub>DDEXT</sub> = Max	2.0		V <sub>DDEXT</sub> + 0.5	2.0		V <sub>DDEXT</sub> + 0.5	2.0		V <sub>DDEXT</sub> + 0.5	V
$V_{IL}^{1}$	Low Level Input Voltage @ V <sub>DDEXT</sub> = Min	-0.5		+0.8	-0.5		+0.8	-0.5		+0.8	v
V <sub>IH_CLKIN</sub> <sup>2</sup>	High Level Input Voltage @ V <sub>DDEXT</sub> = Max	1.74		V <sub>DDEXT</sub> + 0.5	1.74		V <sub>DDEXT</sub> + 0.5	1.74		V <sub>DDEXT</sub> + 0.5	V
V <sub>IL_CLKIN</sub>	Low Level Input Voltage @ V <sub>DDEXT</sub> = Min	-0.5		+1.19	-0.5		+1.19	-0.5		+1.19	V
TJ <sup>3, 4</sup>	Junction Temperature 136-Ball CSP_BGA	0		+110	-40		+125	-40		+125	°C
TJ <sup>3, 4</sup>	Junction Temperature 144-Lead LQFP_EP	0		+110	-40		+125	-40		+125	°C

<sup>1</sup>Applies to input and bidirectional pins: AD15–0, FLAG3–0, DAI\_Px, SPICLK, MOSI, MISO, SPIDS, BOOT\_CFGx, CLK\_CFGx, RESET, TCK, TMS, TDI, and TRST. <sup>2</sup>Applies to input pin CLKIN. <sup>3</sup>See Thermal Characteristics on Page 47 for information on thermal specifications.

<sup>4</sup>See the Engineer-to-Engineer Note "Estimating Power for the ADSP-21362 SHARC Processors" (EE-277) for further information.

## **PACKAGE INFORMATION**

The information presented in Figure 4 provides details about the package branding for the ADSP-2136x processor. For a complete listing of product availability, see Ordering Guide on Page 56.



Figure 4. Typical Package Brand

### Table 7. Package Brand Information

Brand Key	Field Description
t	Temperature Range
рр	Package Type
Z	<b>RoHS</b> Compliant Designation
сс	See Ordering Guide
ννννν.χ	Assembly Lot Code
n.n	Silicon Revision
#	<b>RoHS</b> Compliant Designation
yyww	Date Code

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## MAXIMUM POWER DISSIPATION

See the Engineer-to-Engineer Note "*Estimating Power for the ADSP-21362 SHARC Processors*" (EE-277) for detailed thermal and power information regarding maximum power dissipation. For information on package thermal specifications, see Thermal Characteristics on Page 47.

## **ABSOLUTE MAXIMUM RATINGS**

Stresses greater than those listed in Table 8 may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Table 8. Absolute Maximum Ratings

Parameter	Rating
Internal (Core) Supply Voltage (V <sub>DDINT</sub> )	–0.3 V to +1.5 V
Analog (PLL) Supply Voltage (A <sub>VDD</sub> )	–0.3 V to +1.5 V
External (I/O) Supply Voltage (V <sub>DDEXT</sub> )	–0.3 V to +4.6 V
Input Voltage	–0.5 V to +3.8 V
Output Voltage Swing	-0.5 V to V <sub>DDEXT</sub> $+$ 0.5 V
Load Capacitance	200 pF
Storage Temperature Range	–65°C to +150°C
Junction Temperature While Biased	125°C

## TIMING SPECIFICATIONS

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, it is not meaningful to add parameters to derive longer times. For voltage reference levels, see Figure 39 on Page 46 under Test Conditions.

*Switching Characteristics* specify how the processor changes its signals. Circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics describe what the processor will do in a given circumstance. Use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

*Timing Requirements* apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

## **Core Clock Requirements**

The processor's internal clock (a multiple of CLKIN) provides the clock signal for timing internal memory, processor core, and serial ports. During reset, program the ratio between the processor's internal clock frequency and external (CLKIN) clock frequency with the CLK\_CFG1–0 pins.

The processor's internal clock switches at higher frequencies than the system input clock (CLKIN). To generate the internal clock, the processor uses an internal phase-locked loop (PLL, see Figure 5). This PLL-based clocking minimizes the skew between the system clock (CLKIN) signal and the processor's internal clock.

### Voltage Controlled Oscillator

In application designs, the PLL multiplier value should be selected in such a way that the VCO frequency never exceeds  $f_{\rm VCO}$  specified in Table 11.

#### **Clock Input**

#### Table 11. Clock Input

			200 MHz <sup>1</sup>		333 MHz <sup>2</sup>	
Parameter		Min	Max	Min	Max	Unit
Timing Req	uirements					
t <sub>CK</sub>	CLKIN Period	30 <sup>3</sup>	100	18	100	ns
t <sub>CKL</sub>	CLKIN Width Low	12.5		7.5		ns
t <sub>CKH</sub>	CLKIN Width High	12.5		7.5		ns
t <sub>CKRF</sub>	CLKIN Rise/Fall (0.4 V to 2.0 V)		3		3	ns
t <sub>CCLK</sub> <sup>4</sup>	CCLK Period	5.0	10	3.0	10	ns
t <sub>VCO</sub> 5 t <sub>CKJ</sub> 6, 7	VCO Frequency	200	600	200	800	MHz
t <sub>CKJ</sub> <sup>6, 7</sup>	CLKIN Jitter Tolerance	-250	+250	-250	+250	ps

<sup>1</sup>Applies to all 200 MHz models. See Ordering Guide on Page 56.

<sup>2</sup> Applies to all 333 MHz models. See Ordering Guide on Page 56.

<sup>3</sup> Applies only for CLK\_CFG1-0 = 00 and default values for PLL control bits in the PMCTL register.

<sup>4</sup>Any changes to PLL control bits in the PMCTL register must meet core clock timing specification t<sub>CCLK</sub>.

<sup>5</sup>See Figure 5 on Page 17 for VCO diagram.

<sup>6</sup>Actual input jitter should be combined with AC specifications for accurate timing analysis.

<sup>7</sup> Jitter specification is maximum peak-to-peak time interval error (TIE) jitter.





Figure 7. Clock Input

#### **Clock Signals**

The processor can use an external clock or a crystal. Refer to the CLKIN pin description in Table 6 on Page 11. The user application program can configure the processor to use its internal clock generator by connecting the necessary components to the CLKIN and XTAL pins. Figure 8 shows the component connections used for a fundamental frequency crystal operating in parallel mode.

Note that the clock rate is achieved using a 16.67 MHz crystal and a PLL multiplier ratio 16:1. (CCLK:CLKIN achieves a clock speed of 266.72 MHz.) To achieve the full core clock rate, programs need to configure the multiplier bits in the PMCTL register.



**\*TYPICAL VALUES** 


Figure 8. Recommended Circuit for Fundamental Mode Crystal Operation

#### Reset

### Table 12. Reset

Parameter		Min	Unit
Timing Require	ements		
t <sub>WRST</sub> 1	<b>RESET</b> Pulse Width Low	$4 \times t_{CK}$	ns
t <sub>SRST</sub>	<b>RESET</b> Setup Before CLKIN Low	8	ns

<sup>1</sup>Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 100  $\mu$ s while RESET is low, assuming stable V<sub>DD</sub> and CLKIN (not including start-up time of external clock oscillator).





### Interrupts

The following timing specification applies to the FLAG0, FLAG1, and FLAG2 pins when they are configured as  $\overline{IRQ0}$ , IRQ1, and IRQ2 interrupts.

### Table 13. Interrupts

Parameter		Min	Unit
Timing Requirement			
t <sub>IPW</sub>	IRQx Pulse Width	$2 \times t_{PCLK} + 2$	ns




Figure 10. Interrupts

### Timer WDTH\_CAP Timing

The following timing specification applies to Timer0, Timer1, and Timer2 in WDTH\_CAP (pulse width count and capture) mode. Timer signals are routed to the DAI\_P20-1 pins through the SRU. Therefore, the timing specification provided below are valid at the DAI\_P20-1 pins.

### Table 16. Timer Width Capture Timing

Parameter		Min	Мах	Unit
Timing Req	uirement			
t <sub>PWI</sub>	Timer Pulse Width	$2 \times t_{PCLK}$	$2 \times (2^{31} - 1) \times t_{PCLK}$	ns




Figure 13. Timer Width Capture Timing

### DAI Pin to Pin Direct Routing

For direct pin connections only (for example, DAI\_PB01\_I to DAI\_PB02\_O).

### Table 17. DAI Pin to Pin Routing

Parameter		Min	Max	Unit
Timing Re	equirement			
t <sub>DPIO</sub>	Delay DAI Pin Input Valid to DAI Output Valid	1.5	10	ns




Figure 14. DAI Pin to Pin Direct Routing

#### Precision Clock Generator (Direct Pin Routing)

This timing is only valid when the SRU is configured such that the precision clock generator (PCG) takes its inputs directly from the DAI pins (via pin buffers) and sends its outputs directly to the DAI pins. For the other cases, where the PCG's inputs and outputs are not directly routed to/from DAI pins (via pin buffers) there is no timing data available. All timing parameters and switching characteristics apply to external DAI pins (DAI\_P01 through DAI\_P20).

#### Table 18. Precision Clock Generator (Direct Pin Routing)

		K and E	Grade	Y Grade	
Paramet	ter	Min	Мах	Max	Unit
Timing R	equirements				
t <sub>PCGIP</sub>	Input Clock Period	$t_{PCLK} \times 4$			ns
t <sub>STRIG</sub>	PCG Trigger Setup Before Falling Edge of PCG Input Clock	4.5			ns
t <sub>HTRIG</sub>	PCG Trigger Hold After Falling Edge of PCG Input Clock	3			ns
Switching	g Characteristics				
t <sub>DPCGIO</sub>	PCG Output Clock and Frame Sync Active Edge Delay After PCG Input Clock	2.5	10	10	ns
t <sub>DTRIGCLK</sub>	PCG Output Clock Delay After PCG Trigger	$2.5 + (2.5 \times t_{PCGIP})$	$10 + (2.5 \times t_{PCGIP})$	12 + (2.5 × t <sub>PCGIP</sub> )	ns
t <sub>DTRIGFS</sub>	PCG Frame Sync Delay After PCG Trigger	$2.5 + ((2.5 + D - PH) \times t_{PCGIP})$	$10 + ((2.5 + D - PH) \times t_{PCGIP})$	$12 + ((2.5 + D - PH) \times t_{PCGIP})$	ns
t <sub>PCGOP</sub> <sup>1</sup>	Output Clock Period	$2 \times t_{PCGIP} - 1$			ns
D = FSxD	DIV, PH = FSxPHASE. For more information	ntion, refer to the ADSP-2136x	SHARC Processor Hardware	Reference, "Precision Clock	Gener-

ators" chapter.

<sup>1</sup>In normal mode,  $t_{PCGOP}$  (min) = 2 ×  $t_{PCGIP}$ .




Figure 15. Precision Clock Generator (Direct Pin Routing)

#### Table 23. 16-Bit Memory Write Cycle

		K and B Grade	Y Grade	
Parameter		Min	Min	Unit
Switching Ch	aracteristics			
t <sub>ALEW</sub>	ALE Pulse Width	$2 \times t_{PCLK} - 2.0$	$2 \times t_{PCLK} - 2.0$	ns
t <sub>ADAS</sub> <sup>1</sup>	AD15–0 Address Setup Before ALE Deasserted	t <sub>PCLK</sub> – 2.5	t <sub>PCLK</sub> – 2.5	ns
t <sub>ALERW</sub>	ALE Deasserted to Write Asserted	$2 \times t_{PCLK} - 3.8$	$2 \times t_{PCLK} - 3.8$	ns
t <sub>RWALE</sub>	Write Deasserted to ALE Asserted	H + 0.5	H + 0.5	ns
t <sub>WRH</sub> 2	Delay Between WR Rising Edge to Next WR Falling Edge	$F + H + t_{PCLK} - 2.3$	$F + H + t_{PCLK} - 2.3$	ns
t <sub>ADAH</sub> 1	AD15–0 Address Hold After ALE Deasserted	t <sub>PCLK</sub> – 2.3	t <sub>PCLK</sub> – 2.3	ns
t <sub>WW</sub>	WR Pulse Width	D – F – 2.0	D – F – 2.0	ns
t <sub>DWS</sub>	AD15–0 Data Setup Before WR High	$D - F + t_{PCLK} - 4.0$	D – F + t <sub>PCLK</sub> – 4.0	ns
t <sub>DWH</sub>	AD15–0 Data Hold After WR High	н	н	ns

D = (the value set by the PPDUR Bits (5–1) in the PPCTL register)  $\times$  t<sub>PCLK</sub>.


 $H = t_{PCLK}$  (if a hold cycle is specified, else H = 0)

 $F = 7 \times t_{PCLK}$  (if FLASH\_MODE is set, else F = 0). If FLASH\_MODE is set, D must be  $\ge 9 \times t_{PCLK}$ .

 $t_{PCLK} = (peripheral) clock period = 2 \times t_{CCLK}$ 

<sup>1</sup>On reset, ALE is an active high cycle. However, it can be configured by software to be active low.

<sup>2</sup> This parameter is only available when in EMPP = 0 mode.



NOTE: FOR 16-BIT MEMORY WRITES, WHEN EMPP ≠ 0, ONLY ONE WR PULSE OCCURS BETWEEN ALE CYCLES. WHEN EMPP = 0, MULTIPLE WR PULSES OCCUR BETWEEN ALE CYCLES. FOR COMPLETE INFORMATION, SEE THE ADSP-2136x SHARC PROCESSOR HARDWARE REFERENCE.

Figure 20. Write Cycle for 16-Bit Memory Timing

#### **Pulse-Width Modulation Generators**

#### Table 30. PWM Timing<sup>1</sup>

Parameter		Min	Max	Unit
Switching Cl	haracteristics			
t <sub>PWMW</sub>	PWM Output Pulse Width	t <sub>PCLK</sub> – 2	$(2^{16} - 2) \times t_{PCLK}$	ns
t <sub>PWMP</sub>	PWM Output Period	$2 \times t_{PCLK} - 1.5$	$(2^{16} - 1) \times t_{PCLK}$	ns

<sup>1</sup>Note that the PWM output signals are shared on the parallel port bus (AD15-0 pins).




Figure 26. PWM Timing

#### Sample Rate Converter—Serial Input Port

The SRC input signals are routed from the DAI\_P20-1 pins using the SRU. Therefore, the timing specifications provided in Table 31 are valid at the DAI\_P20-1 pins. This feature is not available on the ADSP-21363 models.

#### Table 31. SRC, Serial Input Port

Parameter		Min	Unit
Timing Require	ements		
t <sub>SRCSFS</sub> <sup>1</sup>	Frame Sync Setup Before Serial Clock Rising Edge	3	ns
t <sub>SRCHFS</sub> <sup>1</sup>	Frame Sync Hold After Serial Clock Rising Edge	3	ns
t <sub>SRCSD</sub> 1	SDATA Setup Before Serial Clock Rising Edge	3	ns
t <sub>SRCHD</sub> 1	SDATA Hold After Serial Clock Rising Edge	3	ns
t <sub>SRCCLKW</sub>	Clock Width	36	ns
t <sub>SRCCLK</sub>	Clock Period	80	ns

<sup>1</sup> The data, serial clock, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via the PCGs or SPORTs. The PCG's input can be either CLKIN or any of the DAI pins.




Figure 27. SRC Serial Input Port Timing

### **S/PDIF Receiver**

The following section describes timing as it relates to the S/PDIF receiver. This feature is not available on the ADSP-21363 processors.

#### Internal Digital PLL Mode

In the internal digital phase-locked loop mode the internal PLL (digital PLL) generates the  $512 \times FS$  clock.

#### Table 38. S/PDIF Receiver Output Timing (Internal Digital PLL Mode)

Parameter		Min	Max	Unit
Switching Charac	teristics			
t <sub>DFSI</sub>	Frame Sync Delay After Serial Clock		5	ns
t <sub>HOFSI</sub>	Frame Sync Hold After Serial Clock	-2		ns
t <sub>DDTI</sub>	Transmit Data Delay After Serial Clock		5	ns
t <sub>HDTI</sub>	Transmit Data Hold After Serial Clock	-2		ns
t <sub>SCLKIW</sub> <sup>1</sup>	Transmit Serial Clock Width	38		ns

<sup>1</sup>Serial clock frequency is  $64 \times FS$  where FS = the frequency of frame sync.




Figure 33. S/PDIF Receiver Internal Digital PLL Mode Timing




Figure 35. SPI Slave Timing

### JTAG Test Access Port and Emulation

Parameter			Max	Unit	
Timing Requirements					
t <sub>TCK</sub>	TCK Period	t <sub>CK</sub>		ns	
t <sub>STAP</sub>	TDI, TMS Setup Before TCK High	5		ns	
t <sub>HTAP</sub>	TDI, TMS Hold After TCK High	6		ns	
t <sub>SSYS</sub> <sup>1</sup>	System Inputs Setup Before TCK High	7		ns	
t <sub>HSYS</sub> <sup>1</sup>	System Inputs Hold After TCK High	18		ns	
t <sub>TRSTW</sub>	TRST Pulse Width	$4 \times t_{CK}$		ns	
Switching Cl	haracteristics				
t <sub>DTDO</sub>	TDO Delay from TCK Low		7	ns	
t <sub>DSYS</sub> <sup>2</sup>	System Outputs Delay After TCK Low		t <sub>CK</sub> ÷ 2 + 7	ns	

<sup>1</sup> System Inputs = ADDR15-0, <u>SPIDS</u>, CLK\_CFG1-0, <u>RESET</u>, BOOT\_CFG1-0, MISO, MOSI, SPICLK, DAI\_Px, and FLAG3-0. <sup>2</sup> System Outputs = MISO, MOSI, SPICLK, DAI\_Px, ADDR15-0, <u>RD</u>, <u>WR</u>, FLAG3-0, <u>EMU</u>, and ALE.




Figure 36. IEEE 1149.1 JTAG Test Access Port

### **AUTOMOTIVE PRODUCTS**

Some ADSP-2136x models are available for automotive applications with controlled manufacturing. Note that these special models may have specifications that differ from the general release models. The automotive grade products shown in Table 48 are available for use in automotive applications. Contact your local ADI account representative or authorized ADI product distributor for specific product ordering information. Note that all automotive products are RoHS compliant.

#### Table 48. Automotive Products

Model	Notes	Temperature Range <sup>1</sup>	Instruction Rate	On-Chip SRAM	ROM	Package Description	Package Option
AD21362WBBCZ1xx	2	-40°C to +85°C	333 MHz	3M Bit	4M Bit	136-Ball CSP_BGA	BC-136-1
AD21362WBSWZ1xx	2	–40°C to +85°C	333 MHz	3M Bit	4M Bit	144-Lead LQFP_EP	SW-144-1
AD21362WYSWZ2xx	2	–40°C to +105°C	200 MHz	3M Bit	4M Bit	144-Lead LQFP_EP	SW-144-1
AD21363WBBCZ1xx		–40°C to +85°C	333 MHz	3M Bit	4M Bit	136-Ball CSP_BGA	BC-136-1
AD21363WBSWZ1xx		–40°C to +85°C	333 MHz	3M Bit	4M Bit	144-Lead LQFP_EP	SW-144-1
AD21363WYSWZ2xx		–40°C to +105°C	200 MHz	3M Bit	4M Bit	144-Lead LQFP_EP	SW-144-1
AD21364WBBCZ1xx		–40°C to +85°C	333 MHz	3M Bit	4M Bit	136-Ball CSP_BGA	BC-136-1
AD21364WBSWZ1xx		–40°C to +85°C	333 MHz	3M Bit	4M Bit	144-Lead LQFP_EP	SW-144-1
AD21364WYSWZ2xx		–40°C to +105°C	200 MHz	3M Bit	4M Bit	144-Lead LQFP_EP	SW-144-1
AD21365WBSWZ1xxA	2, 3, 4	-40°C to +85°C	333 MHz	3M Bit	4M Bit	144-Lead LQFP_EP	SW-144-1
AD21365WBSWZ1xxF	2, 3, 4	-40°C to +85°C	333 MHz	3M Bit	4M Bit	144-Lead LQFP_EP	SW-144-1
AD21365WYSWZ2xxA	2, 3, 4	–40°C to +105°C	200 MHz	3M Bit	4M Bit	144-Lead LQFP_EP	SW-144-1
AD21366WBBCZ1xxA	3, 4	–40°C to +85°C	333 MHz	3M Bit	4M Bit	136-Ball CSP_BGA	BC-136-1
AD21366WBSWZ1xxA	3, 4	–40°C to +85°C	333 MHz	3M Bit	4M Bit	144-Lead LQFP_EP	SW-144-1
AD21366WYSWZ2xxA	3, 4	–40°C to +105°C	200 MHz	3M Bit	4M Bit	144-Lead LQFP_EP	SW-144-1

<sup>1</sup>Referenced temperature is ambient temperature. The ambient temperature is not a specification. Please see Operating Conditions on Page 14 for junction temperature (T<sub>j</sub>) specification which is the only temperature specification.

<sup>2</sup>License from DTLA required for these products.

<sup>3</sup> Available with a wide variety of audio algorithm combinations sold as part of a chipset and bundled with necessary software. For a complete list, visit our website at www.analog.com/sharc.

<sup>4</sup>License from Dolby Laboratories, Inc., and Digital Theater Systems (DTS) required for these products.