Rohm Semiconductor - ML610Q422P-NNNTBZ03A Datasheet

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "Embedded - Microcontrollers"

Details	
Product Status	Obsolete
Core Processor	nX-U8/100
Core Size	8-Bit
Speed	4.2MHz
Connectivity	I²C, SSP, UART/USART
Peripherals	LCD, Melody Driver, POR, PWM, WDT
Number of I/O	14
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.1V ~ 3.6V
Data Converters	A/D 2x12b, 2x24b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	120-TQFP
Supplier Device Package	120-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/rohm-semi/ml610q422p-nnntbz03a

- LCD driver
  - Dot matrix can be supported.
  ML610Q421: 400 dots max. (50 seg × 8 com), 1/1 to 1/8 duty
  ML610Q422: 800 dots max. (50 seg × 16 com) , 1/1 to 1/16 duty
  - 1/3 or 1/4 bias (built-in bias generation circuit)
  - Frame frequency selecable (approx. 64 Hz, 73 Hz, 85 Hz, and 102 Hz)
  - Bias voltage multiplying clock selectable (8 types)
  - Contrast adjustment (1/3 bias: 32 steps, 1/4 bias: 20 steps)
  - LCD drive stop mode, LCD display mode, all LCDs on mode, and all LCDs off mode selectable
  - Programmable display allocation function (available only when 1/1~1/8 duty is selected)

- Reset
  - Reset through the RESET_N pin
  - Power-on reset generation when powered on
  - Reset when oscillation stop of the low-speed clock is detected
  - Reset by the watchdog timer (WDT) overflow

- Power supply voltage detect function
  - Judgment voltages: One of 16 levels
  - Judgment accuracy: ±2% (Typ.)

- Clock
  - Low-speed clock: (This LSI can not guarantee the operation withoug low-speed clock)
  Crystal oscillation (32.768 kHz)
  - High-speed clock:
  Built-in RC oscillation (500 kHz)
  Built-in PLL oscillation (8.192 MHz ±2.5%), crystal/ceramic oscillation (4.096 MHz), external clock
  - Selection of high-speed clock mode by software:
  Built-in RC oscillation, built-in PLL oscillation, crystal/ceramic oscillation, external clock

- Power management
  - HALT mode: Instruction execution by CPU is suspended (peripheral circuits are in operating states).
  - STOP mode: Stop of low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
  - Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, or 1/8 of the oscillation clock)
  - Block Control Function: Power down (reset registers and stop clock supply) the circuits of unused peripherals.

- Guaranteed operating range
  - Operating temperature: –20°C to 70°C (P version: –40°C to +85°C)
  - Operating voltage: V_{DD} = 1.1V to 3.6V, AV_{DD} = 2.2V to 3.6V

•Product name – Supported Function

The line-up of the ML610Q421 and the ML610Q422 is below.

- Chip (Die) -	ROM type	Operating temperature	Product availability
ML610Q421-xxxWA	Flash ROM	-20°C to +70°C	Yes
ML610Q422-xxxWA	Flash ROM	-20°C to +70°C	Yes
ML610Q421P-xxxWA	Flash ROM	-40°C to +85°C	Yes
ML610Q422P-xxxWA	Flash ROM	-40°C to +85°C	Yes

-120-pin plastic TQFP -	ROM type	Operating temperature	Product availability
ML610Q421-xxxTB	Flash ROM	-20°C to +70°C	Yes
ML610Q422-xxxTB	Flash ROM	-20°C to +70°C	Yes
ML610Q421P-xxxTB	Flash ROM	-40°C to +85°C	Yes
ML610Q422P-xxxTB	Flash ROM	-40°C to +85°C	Yes

xxx: ROM code number (xxx of the blank product is NNN)
Q: Flash ROM version
P: Wide range temperature version (P version)
WA: Chip (Die),
TB: TQFP

BLOCK DIAGRAM

ML610Q421 Block Diagram

Figure 1 show the block diagram of the ML610Q421.
"*" indicates the secondary function of each port.



Figure 1 ML610Q421 Block Diagram

ML610Q422 Block Diagram

Figure 2 show the block diagram of the ML610Q422.
"*" indicates the secondary function of each port.



Figure 2 ML610Q422 Block Diagram

ML610Q421 Chip Pin Layout & Dimension



Note:
The assignment of the pads P30 to P35 are not in order.

Chip size:	2.98 mm × 3.02 mm
PAD count:	116 pins
Minimum PAD pitch:	80 μm
PAD aperture:	70 μm × 70 μm
Chip thickness:	350 μm
Voltage of the rear side of chip:	V_{SS} level

Figure 5 ML610Q421 Chip Layout & Dimension

ML610Q422 Pad Coordinates

Table 2 ML610Q422 Pad Coordinates

Chip Center: X=0,Y=0

PAD No.	Pad Name	X (µm)	Y (µm)	PAD No.	Pad Name	X (µm)	Y (µm)	PAD No.	Pad Name	X (µm)	Y (µm)
1	VPP	-1240	-1404	51	SEG11	1384	640	101	COM11	-1384	240
2	RESET_N	-1160	-1404	52	SEG12	1384	720	102	COM12	-1384	160
3	P42	-1080	-1404	53	SEG13	1384	800	103	COM13	-1384	80
4	P43	-1000	-1404	54	SEG14	1384	880	104	COM14	-1384	0
5	P44	-920	-1404	55	SEG15	1384	960	105	COM15	-1384	-80
6	P45	-840	-1404	56	SEG16	1384	1040	106	P20	-1384	-200
7	P46	-760	-1404	57	SEG17	1384	1120	107	P21	-1384	-280
8	P47	-680	-1404	58	SEG18	1384	1200	108	P22	-1384	-360
9	P30	-600	-1404	59	SEG19	1160	1404	109	P40	-1384	-440
10	P31	-520	-1404	60	SEG20	1080	1404	110	P41	-1384	-520
11	P34	-440	-1404	61	SEG21	1000	1404	111	Vss	-1384	-600
12	P32	-360	-1404	62	SEG22	920	1404	112	AVss	-1384	-680
13	P33	-280	-1404	63	SEG23	840	1404	113	VREF	-1384	-840
14	P35	-200	-1404	64	SEG24	760	1404	114	AIN0	-1384	-920
15	TEST	-120	-1404	65	SEG25	680	1404	115	AIN1	-1384	-1092
16	VDD	-40	-1404	66	SEG26	600	1404	116	AVDD	-1384	-1172
17	VDDL	40	-1404	67	SEG27	520	1404				
18	Vss	120	-1404	68	SEG28	440	1404				
19	VDDX	200	-1404	69	SEG29	360	1404				
20	XT0	360	-1404	70	SEG30	280	1404				
21	XT1	520	-1404	71	SEG31	200	1404				
22	Vss	600	-1404	72	SEG32	120	1404				
23	NMI	680	-1404	73	SEG33	40	1404				
24	VL1	840	-1404	74	SEG34	-40	1404				
25	VL2	920	-1404	75	SEG35	-120	1404				
26	VL3	1000	-1404	76	SEG36	-200	1404				
27	VL4	1080	-1404	77	SEG37	-280	1404				
28	C1	1160	-1404	78	SEG38	-360	1404				
29	C2	1240	-1404	79	SEG39	-440	1404				
30	C3	1384	-1240	80	SEG40	-520	1404				
31	C4	1384	-1160	81	SEG41	-600	1404				
32	P00	1384	-1040	82	SEG42	-680	1404				
33	P01	1384	-960	83	SEG43	-760	1404				
34	P02	1384	-880	84	SEG44	-840	1404				
35	P03	1384	-800	85	SEG45	-920	1404				
36	Vss	1384	-660	86	SEG46	-1000	1404				
37	P10	1384	-580	87	SEG47	-1080	1404				
38	P11	1384	-420	88	SEG48	-1160	1404				
39	VDD	1384	-340	89	SEG49	-1384	1200				
40	SEG0	1384	-240	90	COM0	-1384	1120				
41	SEG1	1384	-160	91	COM1	-1384	1040				
42	SEG2	1384	-80	92	COM2	-1384	960				
43	SEG3	1384	0	93	COM3	-1384	880				
44	SEG4	1384	80	94	COM4	-1384	800				
45	SEG5	1384	160	95	COM5	-1384	720				
46	SEG6	1384	240	96	COM6	-1384	640				
47	SEG7	1384	320	97	COM7	-1384	560				
48	SEG8	1384	400	98	COM8	-1384	480				
49	SEG9	1384	480	99	COM9	-1384	400				
50	SEG10	1384	560	100	COM10	-1384	320				

PIN LIST

PAD No.		Primary function			Secondary function			Tertiary function		
Q422	Q421	Pin name	I/O	Function	Pin name	I/O	Function	Pin name	I/O	Function
18,22, 36,111	18,22, 37,111	Vss	—	Negative power supply pin	—	—	—	—	—	—
16,39	16,39	V_{DD}	—	Positive power supply pin	—	—	—	—	—	—
17	17	V_{DDL}	—	Power supply pin for internal logic (internally generated)	—	—	—	—	—	—
19	19	V_{DDX}	—	Power supply pin for low-speed oscillation (internally generated)	—	—	—	—	—	—
1	1	V_{PP}	—	Power supply pin for Flash ROM	—	—	—	—	—	—
112	112	AV_{SS}	—	Negative power supply pin for successive approximation type ADC	—	—	—	—	—	—
116	116	AV_{DD}	—	Positive power supply pin for successive approximation type ADC	—	—	—	—	—	—
24	24	V_{L1}	—	Power supply pin for LCD bias (internally generated)	—	—	—	—	—	—
25	25	V_{L2}	—	Power supply pin for LCD bias (internally generated)	—	—	—	—	—	—
26	26	V_{L3}	—	Power supply pin for LCD bias (internally generated)	—	—	—	—	—	—
27	27	V_{L4}	—	Power supply pin for LCD bias (internally generated)	—	—	—	—	—	—
28	28	C1	—	Capacitor connection pin for LCD bias generation	—	—	—	—	—	—
29	29	C2	—	Capacitor connection pin for LCD bias generation	—	—	—	—	—	—
30	30	C3	—	Capacitor connection pin for LCD bias generation	—	—	—	—	—	—
31	31	C4	—	Capacitor connection pin for LCD bias generation	—	—	—	—	—	—
15	15	TEST	I/O	Input/output pin for testing	—	—	—	—	—	—
2	2	RESET_N	I	Reset input pin	—	—	—	—	—	—
20	20	XT0	I	Low-speed clock oscillation pin	—	—	—	—	—	—
21	21	XT1	O	Low-speed clock oscillation pin	—	—	—	—	—	—
113	113	V_{REF}	—	Reference power supply pin for successive approximation type ADC	—	—	—	—	—	—

PAD No.		Primary function			Secondary function			Tertiary function		
Q422	Q421	Pin name	I/O	Function	Pin name	I/O	Function	Pin name	I/O	Function
—	103	PA5	I/O	Input/output port	—	—	—	—	—	—
—	104	PA6	I/O	Input/output port	—	—	—	—	—	—
—	105	PA7	I/O	Input/output port	—	—	—	—	—	—
90	90	COM0	O	LCD common pin	—	—	—	—	—	—
91	91	COM1	O	LCD common pin	—	—	—	—	—	—
92	92	COM2	O	LCD common pin	—	—	—	—	—	—
93	93	COM3	O	LCD common pin	—	—	—	—	—	—
94	94	COM4	O	LCD common pin	—	—	—	—	—	—
95	95	COM5	O	LCD common pin	—	—	—	—	—	—
96	96	COM6	O	LCD common pin	—	—	—	—	—	—
97	97	COM7	O	LCD common pin	—	—	—	—	—	—
98	—	COM8	O	LCD common pin	—	—	—	—	—	—
99	—	COM9	O	LCD common pin	—	—	—	—	—	—
100	—	COM10	O	LCD common pin	—	—	—	—	—	—
101	—	COM11	O	LCD common pin	—	—	—	—	—	—
102	—	COM12	O	LCD common pin	—	—	—	—	—	—
103	—	COM13	O	LCD common pin	—	—	—	—	—	—
104	—	COM14	O	LCD common pin	—	—	—	—	—	—
105	—	COM15	O	LCD common pin	—	—	—	—	—	—
40	40	SEG0	O	LCD segment pin	—	—	—	—	—	—
41	41	SEG1	O	LCD segment pin	—	—	—	—	—	—
42	42	SEG2	O	LCD segment pin	—	—	—	—	—	—
43	43	SEG3	O	LCD segment pin	—	—	—	—	—	—
44	44	SEG4	O	LCD segment pin	—	—	—	—	—	—
45	45	SEG5	O	LCD segment pin	—	—	—	—	—	—
46	46	SEG6	O	LCD segment pin	—	—	—	—	—	—
47	47	SEG7	O	LCD segment pin	—	—	—	—	—	—
48	48	SEG8	O	LCD segment pin	—	—	—	—	—	—
49	49	SEG9	O	LCD segment pin	—	—	—	—	—	—
50	50	SEG10	O	LCD segment pin	—	—	—	—	—	—
51	51	SEG11	O	LCD segment pin	—	—	—	—	—	—
52	52	SEG12	O	LCD segment pin	—	—	—	—	—	—
53	53	SEG13	O	LCD segment pin	—	—	—	—	—	—
54	54	SEG14	O	LCD segment pin	—	—	—	—	—	—
55	55	SEG15	O	LCD segment pin	—	—	—	—	—	—
56	56	SEG16	O	LCD segment pin	—	—	—	—	—	—
57	57	SEG17	O	LCD segment pin	—	—	—	—	—	—
58	58	SEG18	O	LCD segment pin	—	—	—	—	—	—
59	59	SEG19	O	LCD segment pin	—	—	—	—	—	—
60	60	SEG20	O	LCD segment pin	—	—	—	—	—	—
61	61	SEG21	O	LCD segment pin	—	—	—	—	—	—
62	62	SEG22	O	LCD segment pin	—	—	—	—	—	—
63	63	SEG23	O	LCD segment pin	—	—	—	—	—	—
64	64	SEG24	O	LCD segment pin	—	—	—	—	—	—
65	65	SEG25	O	LCD segment pin	—	—	—	—	—	—
66	66	SEG26	O	LCD segment pin	—	—	—	—	—	—
67	67	SEG27	O	LCD segment pin	—	—	—	—	—	—
68	68	SEG28	O	LCD segment pin	—	—	—	—	—	—
69	69	SEG29	O	LCD segment pin	—	—	—	—	—	—
70	70	SEG30	O	LCD segment pin	—	—	—	—	—	—
71	71	SEG31	O	LCD segment pin	—	—	—	—	—	—
72	72	SEG32	O	LCD segment pin	—	—	—	—	—	—
73	73	SEG33	O	LCD segment pin	—	—	—	—	—	—
74	74	SEG34	O	LCD segment pin	—	—	—	—	—	—
75	75	SEG35	O	LCD segment pin	—	—	—	—	—	—

PAD No.		Primary function			Secondary function			Tertiary function		
Q422	Q421	Pin name	I/O	Function	Pin name	I/O	Function	Pin name	I/O	Function
76	76	SEG36	O	LCD segment pin	—	—	—	—	—	—
77	77	SEG37	O	LCD segment pin	—	—	—	—	—	—
78	78	SEG38	O	LCD segment pin	—	—	—	—	—	—
79	79	SEG39	O	LCD segment pin	—	—	—	—	—	—
80	80	SEG40	O	LCD segment pin	—	—	—	—	—	—
81	81	SEG41	O	LCD segment pin	—	—	—	—	—	—
82	82	SEG42	O	LCD segment pin	—	—	—	—	—	—
83	83	SEG43	O	LCD segment pin	—	—	—	—	—	—
84	84	SEG44	O	LCD segment pin	—	—	—	—	—	—
85	85	SEG45	O	LCD segment pin	—	—	—	—	—	—
86	86	SEG46	O	LCD segment pin	—	—	—	—	—	—
87	87	SEG47	O	LCD segment pin	—	—	—	—	—	—
88	88	SEG48	O	LCD segment pin	—	—	—	—	—	—
89	89	SEG49	O	LCD segment pin	—	—	—	—	—	—

PIN DESCRIPTION

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
System				
RESET_N	I	Reset input pin. When this pin is set to a “L” level, system reset mode is set and the internal section is initialized. When this pin is set to a “H” level subsequently, program execution starts. A pull-up resistor is internally connected.	—	Negative
XT0	I	Crystal connection pin for low-speed clock. A 32.768 kHz crystal oscillator (see measuring circuit 1) is connected to this pin. Capacitors CDL and CGL are connected across this pin and V_{SS} as required.	—	—
XT1	O		—	—
OSC0	I	Crystal/ceramic connection pin for high-speed clock. A crystal or ceramic is connected to this pin (4.1 MHz max.). Capacitors CDH and CGH (see measuring circuit 1) are connected across this pin and V_{SS}. This pin is used as the secondary function of the P10 pin(OSC0) and P11 pin(OSC1).	Secondary	—
OSC1	O		Secondary	—
LSCLK	O	Low-speed clock output pin. This pin is used as the secondary function of the P20 pin.	Secondary	—
OUTCLK	O	High-speed clock output pin. This pin is used as the secondary function of the P21 pin.	Secondary	—
General-purpose input port				
P00-P03	I	General-purpose input port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
P10-P11	I	General-purpose input port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
General-purpose output port				
P20-P22	O	General-purpose output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
General-purpose input/output port				
P30-P35	I/O	General-purpose input/output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
P40-P47	I/O	General-purpose input/output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
PA0-PA7	I/O	General-purpose input/output port. These pins are for the ML610Q421, but are not provided in the ML610Q422.	Primary	Positive

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
UART				
TXD0	O	UART data output pin. This pin is used as the secondary function of the P43 pin.	Secondary	Positive
RXD0	I	UART data input pin. This pin is used as the secondary function of the P42 or the primary function of the P02 pin.	Primary/ Secondary	Positive
I^2C bus interface				
SDA	I/O	I^2C data input/output pin. This pin is used as the secondary function of the P40 pin. This pin has an NMOS open drain output. When using this pin as a function of the I^2C, externally connect a pull-up resistor.	Secondary	Positive
SCL	O	I^2C clock output pin. This pin is used as the secondary function of the P41 pin. This pin has an NMOS open drain output. When using this pin as a function of the I^2C, externally connect a pull-up resistor.	Secondary	Positive
Synchronous serial (SSIO)				
SCK0	I/O	Synchronous serial clock input/output pin. This pin is used as the tertiary function of the P41 or P45 pin.	Tertiary	—
SIN0	I	Synchronous serial data input pin. This pin is used as the tertiary function of the P40 or P44 pin.	Tertiary	Positive
SOUT0	O	Synchronous serial data output pin. This pin is used as the tertiary function of the P42 or P46 pin.	Tertiary	Positive
PWM				
PWM0	O	PWM0 output pin. This pin is used as the tertiary function of the P43 or P34 pin.	Tertiary	Positive
T02P0CK	O	PWM0 external clock input pin. This pin is used as the primary function of the P44 pin.	Primary	—
External interrupt				
NMI	I	External non-maskable interrupt input pin. An interrupt is generated on both edges.	Primary	Positive/ negative
EXI0-3	I	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. These pins are used as the primary functions of the P00-P03 pins.	Primary	Positive/ negative
Capture				
CAP0	I	Capture trigger input pins. The value of the time base counter is captured in the register synchronously with the interrupt edge selected by software. These pins are used as the primary functions of the P00 pin(CAP0) and P01 pin(CAP1).	Primary	Positive/ negative
CAP1	I		Primary	Positive/ negative
Timer				
T02P0CK	I	External clock input pin used for both Timer 0 and Timer 2. The clocks for these timers are selected by software. This pin is used as the primary function of the P44 pin.	Primary	—
T13P1CK	I	External clock input pin used for both Timer 1 and Timer 3. The clocks for these timers are selected by software. This pin is used as the primary function of the P45 pin.	Primary	—
Melody				
MD0	O	Melody/buzzer signal output pin. This pin is used as the secondary function of the P22 pin.	Secondary	Positive/ negative
LED drive				
LED0-2	O	Nch open drain output pins to drive LED.	Primary	Positive/ negative

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

(V_{SS} = AV_{SS} = 0V)

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage 1	V_{DD}	Ta = 25°C	–0.3 to +4.6	V
Power supply voltage 2	AV_{DD}	Ta = 25°C	–0.3 to +4.6	V
Power supply voltage 3	V_{PP}	Ta = 25°C	–0.3 to +9.5	V
Power supply voltage 4	V_{DDL}	Ta = 25°C	–0.3 to +3.6	V
Power supply voltage 5	V_{DDX}	Ta = 25°C	–0.3 to +3.6	V
Power supply voltage 6	V_{L1}	Ta = 25°C	–0.3 to +1.75	V
Power supply voltage 7	V_{L2}	Ta = 25°C	–0.3 to +3.5	V
Power supply voltage 8	V_{L3}	Ta = 25°C	–0.3 to +5.25	V
Power supply voltage 9	V_{L4}	Ta = 25°C	–0.3 to +7.0	V
Input voltage	V_{IN}	Ta = 25°C	–0.3 to V_{DD}+0.3	V
Output voltage	V_{OUT}	Ta = 25°C	–0.3 to V_{DD}+0.3	V
Output current 1	I_{OUT1}	Port3–A, Ta = 25°C	–12 to +11	mA
Output current 2	I_{OUT2}	Port2, Ta = 25°C	–12 to +20	mA
Power dissipation	PD	Ta = 25°C	1.25	W
Storage temperature	T_{STG}	—	–55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

(V_{SS} = AV_{SS} = 0V)

Parameter	Symbol	Condition	Range	Unit
Operating temperature	T_{OP}	ML610Q421, ML610Q422	–20 to +70	°C
		ML610Q421P, ML610Q422P	–40 to +85	
Operating voltage	V_{DD}	—	1.1 to 3.6	V
	AV_{DD}	—	2.2 to 3.6	
Operating frequency (CPU)	f_{OP}	V_{DD} = 1.1 to 3.6V	30k to 36k	Hz
		V_{DD} = 1.3 to 3.6V	30k to 650k	
		V_{DD} = 1.8 to 3.6V	30k to 4.2M	
Capacitor externally connected to V_{DDL} pin	C_{L0}	—	1.0±30%	µF
	C_{L1}	—	0.1±30%	
Capacitor externally connected to V_{DDX} pin	C_X	—	0.1±30%	µF
Capacitors externally connected to $V_{L1, 2, 3, 4}$ pins	$C_{a, b, c, d}$	—	1.0±30%	µF
Capacitors externally connected across C1 and C2 pins and across C3 and C4 pins	C_{12}, C_{34}	—	1.0±30%	µF

CLOCK GENERATION CIRCUIT OPERATING CONDITIONS

(V_{SS} = 0V)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
Low-speed crystal oscillation frequency	f_{XTL}	—	—	32.768k	—	Hz
Recommended equivalent series resistance value of low-speed crystal oscillation	R_L	—	—	—	40k	Ω
Low-speed crystal oscillation external capacitor [*1]	C_{DL}/C_{GL}	C_L=6pF of crystal oscillation [*2]	—	0	—	pF
		C_L=9pF of crystal oscillation	—	6	—	
		C_L=12pF of crystal oscillation	—	12	—	
High-speed crystal/ceramic oscillation frequency	f_{XTH}	—	—	4.0M / 4.096M	—	Hz
High-speed crystal oscillation external capacitor	C_{DH}	—	—	24	—	pF
	C_{GH}	—	—	24	—	

[*1]: The external C_{DL} and C_{GL} need to be adjusted in consideration of variation of internal loading capacitance C_D and C_G, and other additional capacitance such as PCB layout.

[*2]: When using a crystal oscillator C_L = 6pF, there is a possibility that can not be adjusted by external C_{DL} and C_{GL}.

OPERATING CONDITIONS OF FLASH ROM

(V_{SS} = AV_{SS} = 0V)

Parameter	Symbol	Condition	Range	Unit
Operating temperature	T_{OP}	At write/erase	0 to +40	°C
Operating voltage	V_{DD}	At write/erase[*1]	2.75 to 3.6	V
	V_{DDL}	At write/erase[*1]	2.5 to 2.75	
	V_{PP}	At write/erase[*1]	7.7 to 8.3	
Write cycles	C_{EP}	—	80	cycles
Data retention	Y_{DR}	—	10	years

[*1]: Those voltages must be supplied to V_{DDL} pin and V_{PP} pin when programming and eraseing Flash ROM. V_{PP} pin has an internal pulldown resister.

DC CHARACTERISTICS (1/5)

(V_{DD} = 1.1 to 3.6V, AV_{DD} = 2.2 to 3.6V, V_{SS} = AV_{SS} = 0V, Ta = –20 to +70°C, Ta = –40 to +85°C for P version, unless otherwise specified) (1/5)

Parameter	Symbol	Condition		Rating Min.	Rating Typ.	Rating Max.	Unit	Measuring circuit
500kHz RC oscillation frequency	f_{RC}	V_{DD} = 1.3 to 3.6V	Ta = 25°C	Typ. –10%	500	Typ. +10%	kHz	1
			Ta = –20 to +70°C	Typ. –25%	500	Typ. +25%	kHz	
			Ta = –40 to +85°C	Typ. –45%	500	Typ. +45%	kHz	
PLL oscillation frequency*4	f_{PLL}	LSCLK = 32.768kHz V_{DD} = 1.8 to 3.6V		-2.5%	8.192	+2.5%	MHz	
Low-speed crystal oscillation start time*2	T_{XTL}	—		—	0.3	2	s	
500kHz RC oscillation start time	T_{RC}	—		—	50	500	µs	
High-speed crystal oscillation start time*3	T_{XTH}	V_{DD} = 1.8 to 3.6V		—	2	20	ms	
PLL oscillation start time	T_{PLL}	V_{DD} = 1.8 to 3.6V		—	1	10		
Low-speed oscillation stop detect time*1	T_{STOP}	—		0.2	3	20		
Reset pulse width	P_{RST}	—		200	—	—	µs	
Reset noise elimination pulse width	P_{NRST}	—		—	—	0.3		
Power-on reset activation power rise time	T_{POR}	—		—	—	10	ms	

*1 : When low-speed crystal oscillation stops for a duration more than the low-speed oscillation stop detect time, the system is reset to shift to system reset mode.

*2 : Use 32.768KHz Crystal Oscillator C-001R (Epson Toyocom) with capacitance C_{GL}/C_{DL}=0pF.

*3 : Use 4.096MHz Crystal Oscillator CHC49SFWB (Kyocera).

*4 : 1024 clock average.

[Reset pulse width]



Reset pulse width (P_{RST})

[Power-on reset activation power rise time]

Power-on reset activation power rise time (T_{POR})

(V_{DD} = 1.1 to 3.6V, AV_{DD} = 2.2 to 3.6V, V_{SS} = AV_{SS} = 0V, Ta = −20 to +70°C, Ta = −40 to +85°C for P version, unless otherwise specified) (4/5)

Parameter	Symbol	Condition		Rating Min.	Rating Typ.	Rating Max.	Unit	Measuring circuit
Input current 1 (RESET_N)	IIH1	VIH1 = V_{DD}		0	—	1	μA	4
	IIL1	VIL1 = V_{SS}	V_{DD} = 1.8 to 3.6V	−600	−300	−20		
			V_{DD} = 1.3 to 3.6V	−600	−300	-10		
			V_{DD} = 1.1 to 3.6V	−600	−300	-2		
Input current 1 (TEST)	IIH1	VIH1 = V_{DD}	V_{DD} = 1.8 to 3.6V	20	300	600		
			V_{DD} = 1.3 to 3.6V	10	300	600		
			V_{DD} = 1.1 to 3.6V	2	300	600		
	IIL1	VIL1 = V_{ss}		-1	—	—		
Input current 2 (NMI) (P00–P03) (P10–P11) (P30–P35) (P40–P47) (PA0–PA7)*1	IIH2	VIH2 = V_{DD} (when pulled-down)	V_{DD} = 1.8 to 3.6V	2	30	200		
			V_{DD} = 1.3 to 3.6V	0.2	30	200		
			V_{DD} = 1.1 to 3.6V	0.01	30	200		
	IIL2	VIL2 = V_{SS} (when pulled-up)	V_{DD} = 1.8 to 3.6V	−200	−30	−2		
			V_{DD} = 1.3 to 3.6V	−200	−30	-0.2		
			V_{DD} = 1.1 to 3.6V	−200	−30	-0.01		
	IIH2Z	VIH2 = V_{DD} (in high-impedance state)		—	—	1		
	IIL2Z	VIL2 = V_{SS} (in high-impedance state)		−1	—	—		

*1: ML610Q421 only

DC CHARACTERISTICS (5/5))

(V_{DD} = 1.1 to 3.6V, AV_{DD} = 2.2 to 3.6V, V_{SS} = AV_{SS} = 0V, Ta = −20 to +70°C, Ta = −40 to +85°C for P version, unless otherwise specified) (5/5)

Parameter	Symbol	Condition	Rating Min.	Rating Typ.	Rating Max.	Unit	Measuring circuit
Input voltage 1 (RESET_N) (TEST) (NMI) (P00–P03) (P10–P11) (P31–P35) (P40–P43) (P45–P47) (PA0–PA7)*1	VIH1	V_{DD} = 1.3 to 3.6V	0.7 ×V_{DD}	—	V_{DD}	V	5
		V_{DD} = 1.1 to 3.6V	0.7 ×V_{DD}	—	V_{DD}		
	VIL1	V_{DD} = 1.3 to 3.6V	0	—	0.3 ×V_{DD}		
		V_{DD} = 1.1 to 3.6V	0	—	0.2 ×V_{DD}		
Input voltage 2 (P30, P44)	VIH2	—	0.7 ×V_{DD}	—	V_{DD}		
	VIL2	—	0	—	0.3 ×V_{DD}		
Input pin capacitance (NMI) (P00–P03) (P10–P11) (P30–P35) (P40–P47) (PA0–PA7)*1	CIN	f = 10kHz V_{rms} = 50mV Ta = 25°C	—	—	5	pF	—

*1: ML610Q421 only

MEASURING CIRCUITS

MEASURING CIRCUIT 1



C_V:	1µF
C_{L0}:	1µF
C_{L1}:	0.1µF
C_X:	0.1µF
C_a,C_b,C_c,C_d:	1µF
C_{12},C_{34}:	1µF
C_{GH}:	24pF
C_{DH}:	24pF

32.768kHz crystal:
C-001R (Epson Toyocom)
4.096MHz crystal:
HC49SFWB (Kyocera)

MEASURING CIRCUIT 2



(*1) Input logic circuit to determine the specified measuring conditions.
(*2) Measured at the specified output pins.

MEASURING CIRCUIT 3



*1: Input logic circuit to determine the specified measuring conditions.
*2: Measured at the specified output pins.

MEASURING CIRCUIT 4



*3: Measured at the specified output pins.

MEASURING CIRCUIT 5



*1: Input logic circuit to determine the specified measuring conditions.

AC CHARACTERISTICS (External Interrupt)

(V_{DD} = 1.1 to 3.6V, AV_{DD} = 2.2 to 3.6V, V_{SS} = AV_{SS} = 0V, Ta = –20 to +70°C, Ta = –40 to +85°C for P version, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
External interrupt disable period	T_{NUL}	Interrupt: Enabled (MIE = 1), CPU: NOP operation System clock: 32.768kHz	76.8	—	106.8	µs



AC CHARACTERISTICS (UART)

(V_{DD} = 1.3 to 3.6V, AV_{DD} = 2.2 to 3.6V, V_{SS} = AV_{SS} = 0V, Ta = –20 to +70°C, Ta = –40 to +85°C for P version, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
Transmit baud rate	t_{TBRT}	—	—	BRT*[1]	—	s
Receive baud rate	t_{RBRT}	—	BRT*[1] –3%	BRT*[1]	BRT*[1] +3%	s

*[1]: Baud rate period (including the error of the clock frequency selected) set with the UART0 baud rate register (UA0BRTL,H) and the UART0 mode register 0 (UA0MOD0).



*: Indicates the secondary function of the port.

AC CHARACTERISTICS (RC Oscillation A/D Converter)

(V_{DD} = 1.3 to 3.6V, AV_{DD} = 2.2 to 3.6V, V_{SS} = AV_{SS} = 0V, Ta = –20 to +70°C, Ta = –40 to +85°C for P version, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
Resistors for oscillation	RS0, RS1, RT0, RT0-1,RT1	CS0, CT0, CS1 ≥ 740pF	1	—	—	kΩ
Oscillation frequency VDD = 1.5V	f_{OSC1}	Resistor for oscillation = 1kΩ	209.4	330.6	435.1	kHz
	f_{OSC2}	Resistor for oscillation = 10kΩ	41.29	55.27	64.16	kHz
	f_{OSC3}	Resistor for oscillation = 100kΩ	4.71	5.97	7.06	kHz
RS to RT oscillation frequency ratio *1 VDD = 1.5V	Kf1	RT0, RT0-1, RT1 = 1kHz	5.567	5.982	6.225	—
	Kf2	RT0, RT0-1, RT1 = 10kHz	0.99	1	1.01	—
	Kf3	RT0, RT0-1, RT1 = 100kHz	0.104	0.108	0.118	—
Oscillation frequency VDD = 3.0V	f_{OSC1}	Resistor for oscillation = 1kΩ	407.3	486.7	594.6	kHz
	f_{OSC2}	Resistor for oscillation = 10kΩ	49.76	59.28	72.76	kHz
	f_{OSC3}	Resistor for oscillation = 100kΩ	5.04	5.993	7.04	kHz
RS to RT oscillation frequency ratio *1 VDD = 3.0V	Kf1	RT0, RT0-1, RT1 = 1kHz	8.006	8.210	8.416	—
	Kf2	RT0, RT0-1, RT1 = 10kHz	0.99	1	1.01	—
	Kf3	RT0, RT0-1, RT1 = 100kHz	0.100	0.108	0.115	—

*1: Kfx is the ratio of the oscillation frequency by the sensor resistor to the oscillation frequency by the reference resistor on the same conditions.

$$Kfx = \frac{f_{OSCx}(RT0–CS0\ oscillation)}{f_{OSCx}(RS0–CS0\ oscillation)}, \frac{f_{OSCx}(RT0\text{-}1–CS0\ oscillation)}{f_{OSCx}(RS0–CS0\ oscillation)}, \frac{f_{OSCx}(RT1–CS1\ oscillation)}{f_{OSCx}(RS1–CS1\ oscillation)}$$

(x = 1, 2, 3)



Note:

- Please have the shortest layout for the common node (wiring patterns which are connected to the external capacitors, resistors and IN0/IN1 pin), including CVR0/CVR1. Especially, do not have long wire between IN0/IN1 and RS0/RS1. The coupling capacitance on the wires may occur incorrect A/D conversion. Also, please do not have signals which may be a source of noise around the node.

- When RT0/RT1 (Thermistor and etc.) requires long wiring due to the restricted placement, please have VSS(GND) trace next to the signal.

- Please make wiring to components (capacitor, resisteor and etc.) necessory for objective measurement. Wiring to reserved components may affect to the A/D conversion operation by noise the components itself may have.

Notes

1) The information contained herein is subject to change without notice.
2) Although LAPIS Semiconductor is continuously working to improve product reliability and quality, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury or fire arising from failure, please take safety measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. LAPIS Semiconductor shall have no responsibility for any damages arising out of the use of our Products beyond the rating specified by LAPIS Semiconductor.
3) Examples of application circuits, circuit constants and any other information contained herein are provided only to illustrate the standard usage and operations of the Products.The peripheral conditions must be taken into account when designing circuits for mass production.
4) The technical information specified herein is intended only to show the typical functions of the Products and examples of application circuits for the Products. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Semiconductor or any third party with respect to the information contained in this document; therefore LAPIS Semiconductor shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
5) The Products are intended for use in general electronic equipment (i.e. AV/OA devices, communication, consumer systems, gaming/entertainment sets) as well as the applications indicated in this document.
6) The Products specified in this document are not designed to be radiation tolerant.
7) For use of our Products in applications requiring a high degree of reliability (as exemplified below), please contact and consult with a LAPIS Semiconductor representative: transportation equipment (i.e. cars, ships, trains), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems.
8) Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters.
9) LAPIS Semiconductor shall have no responsibility for any damages or injury arising from non-compliance with the recommended usage conditions and specifications contained herein.
10) LAPIS Semiconductor has used reasonable care to ensure the accuracy of the information contained in this document. However, LAPIS Semiconductor does not warrant that such information is error-free and LAPIS Semiconductor shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
11) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. For more details, including RoHS compatibility, please contact a ROHM sales office. LAPIS Semiconductor shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
12) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act.
13) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Semiconductor.

LAPIS Semiconductor Co.,Ltd.
2-4-8 Shinyokohama, Kouhoku-ku,
Yokohama 222-8575, Japan
http://www.lapis-semi.com/en/