



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Last Time Buy
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	17
Program Memory Size	2KB (2K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051t635-gmr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

SFR Definition 25.6. PCA0H: PCA Counter/Timer High Byte SFR Definition 25.7. PCA0CPLn: PCA Capture Module Low Byte	208 209
SFR Definition 25.8. PCA0CPHn: PCA Capture Module High Byte	209
C2 Register Definition 26.1. C2ADD: C2 Address	210
C2 Register Definition 26.2. DEVICEID: C2 Device ID	211
C2 Register Definition 26.3. REVID: C2 Revision ID	211
C2 Register Definition 26.4. DEVCTL: C2 Device Control	212
C2 Register Definition 26.5. EPCTL: EPROM Programming Control Register	212
C2 Register Definition 26.6. EPDAT: C2 EPROM Data	213
C2 Register Definition 26.7. EPSTAT: C2 EPROM Status	213
C2 Register Definition 26.8. EPADDRH: C2 EPROM Address High Byte	214
C2 Register Definition 26.9. EPADDRL: C2 EPROM Address Low Byte	214
C2 Register Definition 26.10. CRC0: CRC Byte 0	215
C2 Register Definition 26.11. CRC1: CRC Byte 1	215
C2 Register Definition 26.12. CRC2: CRC Byte 2	216
C2 Register Definition 26.13. CRC3: CRC Byte 3	216



2. Ordering Information

Table 2.1. Product Selection Guide

Ordering Part Number	MIPS (Peak)	EPROM Memory (Bytes)	RAM (Bytes)	Calibrated Internal 24.5 MHz Oscillator	Internal 80 kHz Oscillator	SMBus/I ² C	Enhanced SPI	UART	Timers (16-bit)	Programmable Counter Array	Digital Port I/Os	10-bit 500ksps ADC	10-bit Current Output DAC	Internal Voltage Reference	Temperature Sensor	Analog Comparator	Lead-free (RoHS Compliant)	Package
C8051T630-GM	25	8k*	768	Y	Υ	Υ	Y	Υ	4	Y	17	Y	Υ	Υ	Y	Υ	Y	QFN-20
C8051T631-GM	25	8k*	768	Y	Υ	Υ	Y	Υ	4	Y	17	—	—	—	—	Υ	Y	QFN-20
C8051T632-GM	25	4k	768	Υ	Υ	Υ	Υ	Υ	4	Y	17	Y	Y	Y	Υ	Υ	Y	QFN-20
C8051T633-GM	25	4k	768	Υ	Y	Y	Y	Y	4	Y	17	_	_	_	_	Y	Y	QFN-20
C8051T634-GM	25	2k	768	Y	Y	Y	Y	Y	4	Y	17	Y	Y	Y	Y	Y	Y	QFN-20
C8051T635-GM	25	2k	768	Y	Y	Y	Y	Y	4	Y	17				—	Y	Y	QFN-20
* 512 Bytes Rese	rved	for F	actory	Use	;													



5.2. Electrical Characteristics

Table 5.2. Global Electrical Characteristics

-40 to +85 °C, 25 MHz system clock unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Supply Voltage (Note 1)	Regulator in Normal Mode Regulator in Bypass Mode	1.8 1.7	3.0 1.8	3.6 1.9	V V
Digital Supply Current with CPU Active	$V_{DD} = 1.8 \text{ V}, \text{ Clock} = 25 \text{ MHz} \\ V_{DD} = 1.8 \text{ V}, \text{ Clock} = 1 \text{ MHz} \\ V_{DD} = 3.0 \text{ V}, \text{ Clock} = 25 \text{ MHz} \\ V_{DD} = 3.0 \text{ V}, \text{ Clock} = 1 \text{ MHz} \\ \end{cases}$		6.2 2.7 7 2.9	8.8 — 8.9 —	mA mA mA mA
Digital Supply Current with CPU Inactive (not accessing EPROM)	$V_{DD} = 1.8$ V, Clock = 25 MHz $V_{DD} = 1.8$ V, Clock = 1 MHz $V_{DD} = 3.0$ V, Clock = 25 MHz $V_{DD} = 3.0$ V, Clock = 1 MHz		2.2 0.41 2.3 0.42	3 — 3.1 —	mA mA mA mA
Digital Supply Current (shutdown)	Oscillator not running (stop mode), Internal Regulator Off		0.2	2	μA
	Oscillator not running (stop or suspend mode), Internal Regulator On		350	400	μA
Digital Supply RAM Data Retention Voltage		—	1.5	—	V
Specified Operating Tempera- ture Range		-40		+85	°C
SYSCLK (system clock frequency)	(Note 2)	0		25	MHz
Tsysl (SYSCLK low time)		18	—	_	ns
Tsysh (SYSCLK high time)		18	—	_	ns
Notes:	$\frac{1}{1}$				

1. Analog performance is not guaranteed when V_{DD} is below 1.8 V. 2. SYSCLK must be at least 32 kHz to enable debugging.



Table 5.4. Reset Electrical Characteristics

-40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
RST Output Low Voltage	I _{OL} = 8.5 mA, V _{DD} = 1.8 V to 3.6 V	—		0.6	V
RST Input High Voltage		0.75 x V _{DD}	_	—	V
RST Input Low Voltage		—	_	0.6	V _{DD}
RST Input Pullup Current	RST = 0.0 V	—	25	50	μA
V _{DD} POR Ramp Time		—	_	1	ms
V_{DD} Monitor Threshold (V_{RST})		1.7	1.75	1.8	V
Missing Clock Detector Timeout	Time from last system clock rising edge to reset initiation	500	625	750	μs
Reset Time Delay	Delay between release of any reset source and code execution at location 0x0000	_		60	μs
Minimum RST Low Time to Generate a System Reset		15	_	—	μs
V _{DD} Monitor Turn-on Time	$V_{DD} = V_{RST} - 0.1 V$	—	50	—	μs
V _{DD} Monitor Supply Current		_	20	30	μA

Table 5.5. Internal Voltage Regulator Electrical Characteristics

-40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Input Voltage Range		1.8	_	3.6	V
Bias Current	Normal Mode		30	50	μA

Table 5.6. EPROM Electrical Characteristics

Parameter	Conditions	Min	Тур	Max	Units
EPROM Size	C8051T630/1	8192 ¹	_		bytes
EPROM Size	C8051T632/3	4096			bytes
EPROM Size	C8051T634/5	2048		—	bytes
Write Cycle Time (per Byte)		105	155	205	μs
Programming Voltage ² (V _{$)$}	Date Code 0935 and later	5.75	6.0	6.25	V
(vpp)	Date Code prior to 0935	6.25	6.375	6.5	V
Notes:	·	<u>.</u>	<u>.</u>		

1. 512 bytes at location 0x1E00 to 0x1FFF are not available for program storage.

2. Refer to device errata for details.



Table 5.9. ADC0 Electrical Characteristics

 V_{DD} = 3.0 V, VREF = 2.40 V (REFSL=0), -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
DC Accuracy				<u></u>	
Resolution	1		10]	bits
Integral Nonlinearity	1	<u> </u>	±0.5	±1	LSB
Differential Nonlinearity	Guaranteed Monotonic	—	±0.5	±1	LSB
Offset Error		-2	0	2	LSB
Full Scale Error		-2	0	2	LSB
Offset Temperature Coefficient		—	45		ppm/°C
Dynamic performance (10 kHz s	sine-wave single-ended input	, 1 dB belo	ow Full Sc	ale, 200	ksps)
Signal-to-Noise Plus Distortion	1	56	60		dB
Total Harmonic Distortion	Up to the 5th harmonic	—	72		dB
Spurious-Free Dynamic Range		—	-75		dB
Conversion Rate					
SAR Conversion Clock	1	—	—	8.33	MHz
Conversion Time in SAR Clocks	10-bit Mode	13	—		clocks
	8-bit Mode	11	—		clocks
Track/Hold Acquisition Time	V _{DD} >= 2.0 V	300			ns
	$V_{DD} < 2.0 V$	2.0			μs
Throughput Rate				500	ksps
Analog Inputs					
ADC Input Voltage Range		0	—	VREF	V
Sampling Capacitance	1x Gain	—	5	_	pF
	0.5x Gain		3		pF
Input Multiplexer Impedance			5		kΩ
Power Specifications					
Power Supply Current	Operating Mode, 200 ksps	—	600	900	μA
(V _{DD} supplied to ADC0)					
Power Supply Rejection		—	-70	—	dB



Table 5.12. IDAC Electrical Characteristics

 V_{DD} = 3.0 V, -40 to +85 °C Full-scale output current set to 2 mA unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units		
Static Performance				·			
Resolution			10				
Integral Nonlinearity		—	±1	±2.5	LSB		
Differential Nonlinearity	Guaranteed Monotonic	—	±0.5	±1	LSB		
Output Compliance Range		—	—	V _{DD} – 1.2	V		
Offset Error		-1	0	1	μA		
Full Scale Error	2 mA Full-Scale Output Current 25 ℃	-30	0	30	μA		
Full Scale Error Tempco		—	50		ppm/°C		
V _{DD} Power Supply Rejection Ratio	2 mA Full-Scale Output Current 25 ℃	-	1	—	µA/V		
Dynamic Performance			<u>I</u>	·			
Output Settling Time to 1/2 LSB	IDA0H:L = 0x3FF to 0x000	-	5	—	μs		
Startup Time		—	5		μs		
Gain Variation	1 mA Full Scale Output Current	—	±1		%		
	0.5 mA Full Scale Output Current		±1		%		
Power Specifications							
Power Supply Current	2 mA Full Scale Output Current	—	2100	2500	μA		
(V _{DD} supplied to IDAC)	1 mA Full Scale Output Current	_	1100	1500	μΑ		
	0.5 mA Full Scale Output Current	—	600	1000	μA		



C8051T630/1/2/3/4/5



5.3. Typical Performance Curves





Figure 5.2. Idle Mode Digital Supply Current vs. Frequency (MPCE = 1)



SFR Definition 8.2. IDA0H: IDA0 Data Word MSB

Bit	7	6	5	4	3	2	1	0			
Name	IDA0[9:2]										
Туре	R/W										
Reset	0	0	0	0	0	0	0	0			
SFR Ad	dress = 0x97	7									

Bit	Name	Function
7:0	IDA0[9:2]	IDA0 Data Word High-Order Bits.
		Upper 8 bits of the 10-bit IDA0 Data Word.

SFR Definition 8.3. IDA0L: IDA0 Data Word LSB

Bit	7	6	5	4	3	2	1	0
Name	IDA0[1:0]							
Туре	R/W		R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

SFR Address = 0x96

Bit	Name	Function
7:6	IDA0[1:0]	IDA0 Data Word Low-Order Bits.
		Lower 2 bits of the 10-bit IDA0 Data Word.
5:0	Unused	Unused. Read = 000000b. Write = Don't care.



C8051T630/1/2/3/4/5

The Comparator response time may be configured in software via the CPT0MD register (see SFR Definition 11.2). Selecting a longer response time reduces the Comparator supply current.



Figure 11.2. Comparator Hysteresis Plot

The Comparator hysteresis is software-programmable via its Comparator Control register CPT0CN. The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage.

The Comparator hysteresis is programmed using Bits3–0 in the Comparator Control Register CPT0CN (shown in SFR Definition 11.1). The amount of negative hysteresis voltage is determined by the settings of the CP0HYN bits. As shown in Figure 11.2, settings of 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CP0HYP bits.

Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see Section "15.1. MCU Interrupt Sources and Vectors" on page 81). The CP0FIF flag is set to logic 1 upon a Comparator falling-edge occurrence, and the CP0RIF flag is set to logic 1 upon the Comparator rising-edge occurrence. Once set, these bits remain set until cleared by software. The Comparator rising-edge interrupt mask is enabled by setting CP0RIE to a logic 1. The Comparator0 falling-edge interrupt mask is enabled by setting CP0FIE to a logic 1.

The output state of the Comparator can be obtained at any time by reading the CP0OUT bit. The Comparator is enabled by setting the CP0EN bit to logic 1, and is disabled by clearing this bit to logic 0.

Note that false rising edges and falling edges can be detected when the comparator is first powered on or if changes are made to the hysteresis or response time control bits. Therefore, it is recommended that the rising-edge and falling-edge flags be explicitly cleared to logic 0 a short time after the comparator is enabled or its mode bits have been changed.



SFR Definition 11.1. CPT0CN: Comparator0 Control

Bit	7	6	5	4	3	2	1	0	
Name	CP0EN	CP0OUT	CP0RIF	CP0FIF	CP0H	YP[1:0]	CP0HYN[1:0]		
Туре	R/W	R	R/W	R/W	R/	W	R/	W	
Reset	0	0	0	0	0	0	0	0	

SFR Address = 0x9B

Bit	Name	Function
7	CP0EN	Comparator0 Enable Bit.
		0: Comparator0 Disabled.
		1: Comparator0 Enabled.
6	CP0OUT	Comparator0 Output State Flag.
		0: Voltage on CP0+ < CP0–.
		1: Voltage on CP0+ > CP0
5	CP0RIF	Comparator0 Rising-Edge Flag. Must be cleared by software.
		0: No Comparator0 Rising Edge has occurred since this flag was last cleared.
		1: Comparator0 Rising Edge has occurred.
4	CP0FIF	Comparator0 Falling-Edge Flag. Must be cleared by software.
		0: No Comparator0 Falling-Edge has occurred since this flag was last cleared.
		1: Comparator0 Falling-Edge has occurred.
3:2	CP0HYP[1:0]	Comparator0 Positive Hysteresis Control Bits.
		00: Positive Hysteresis Disabled.
		01: Positive Hysteresis = 5 mV.
		10: POSITIVE Hysteresis = 10 mV. 11: Positive Hysteresis = 20 mV.
1.0		Ocementer O Ne retire Unetenceia Control Dite
1.0		Comparatoru Negative Hysteresis Control Bits.
		00. Negative Hysteresis Disableu. 01: Negative Hysteresis – 5 mV
		10: Negative Hysteresis = 10 mV.
		11: Negative Hysteresis = 20 mV.



C8051T630/1/2/3/4/5

SFR Definition 17.1. PCON: Power Control

Bit	7	6	5	4	3	2	1	0
Name		STOP	IDLE					
Туре				R/W	R/W			
Reset	0	0	0	0	0	0	0	0

SFR Address = 0x87

Bit	Name	Function
7:2	GF[5:0]	General Purpose Flags 5–0.
		These are general purpose flags for use under software control.
1	STOP	Stop Mode Select.Setting this bit will place the CIP-51 in Stop mode. This bit will always be read as 0.1: CPU goes into Stop mode (internal oscillator stopped).
0	IDLE	Idle Mode Select. Setting this bit will place the CIP-51 in Idle mode. This bit will always be read as 0. 1: CPU goes into Idle mode. (Shuts off clock to CPU, but clock to Timers, Interrupts, Serial Ports, and Analog Peripherals are still active.)



SFR Definition 18.2. RSTSRC: Reset Source

Bit	7	6	5	4	3	2	1	0
Name		MEMERR	CORSEF	SWRSF	WDTRSF	MCDRSF	PORSF	PINRSF
Туре	R	R	R/W	R/W	R	R/W	R/W	R
Reset	0	Varies						

SFR Address = 0xEF

Bit	Name	Description	Write	Read
7	Unused	Unused.	Don't care.	0
6	MEMERR	EPROM Error Reset Flag.	N/A	Set to 1 if EPROM read/write error caused the last reset.
5	CORSEF	Comparator0 Reset Enable and Flag.	Writing a 1 enables Comparator0 as a reset source (active-low).	Set to 1 if Comparator0 caused the last reset.
4	SWRSF	Software Reset Force and Flag.	Writing a 1 forces a sys- tem reset.	Set to 1 if last reset was caused by a write to SWRSF.
3	WDTRSF	Watchdog Timer Reset Flag.	N/A	Set to 1 if Watchdog Timer overflow caused the last reset.
2	MCDRSF	Missing Clock Detector Enable and Flag.	Writing a 1 enables the Missing Clock Detector. The MCD triggers a reset if a missing clock condition is detected.	Set to 1 if Missing Clock Detector timeout caused the last reset.
1	PORSF	Power-On/V _{DD} Monitor Reset Flag, and V _{DD} monitor Reset Enable.	Writing a 1 enables the V_{DD} monitor as a reset source. Writing 1 to this bit before the V_{DD} monitor is enabled and stabilized may cause a system reset.	Set to 1 anytime a power- on or V _{DD} monitor reset occurs. When set to 1 all other RSTSRC flags are inde- terminate.
0	PINRSF	HW Pin Reset Flag.	N/A	Set to 1 if RST pin caused the last reset.
Note:	Do not use	read-modify-write operations on this	s register	



SFR Definition 19.3. OSCICN: Internal H-F Oscillator Control

Bit	7	6	5	4	3	2	1	0	
Name	IOSCEN	IFRDY	SUSPEND	STSYNC			IFCN[1:0]		
Туре	R/W	R	R/W	R	R	R	R/W		
Reset	1	1	0	0	0	0	0	0	

SFR Address = 0xB2

Bit	Name	Function
7	IOSCEN	Internal H-F Oscillator Enable Bit.
		0: Internal H-F Oscillator Disabled.
		1: Internal H-F Oscillator Enabled.
6	IFRDY	Internal H-F Oscillator Frequency Ready Flag.
		0: Internal H-F Oscillator is not running at programmed frequency.
		1: Internal H-F Oscillator is running at programmed frequency.
5	SUSPEND	Internal Oscillator Suspend Enable Bit.
		Setting this bit to logic 1 places the internal oscillator in SUSPEND mode. The inter- nal oscillator resumes operation when one of the SUSPEND mode awakening
		events occurs.
4	STSYNC	Suspend Timer Synchronization Bit.
		This bit is used to indicate when it is safe to read and write the registers associated with the suspend wake-up timer. If a suspend wake-up source other than the timer has brought the oscillator out of suspend mode, it may take up to three timer clocks before the timer can be read or written. When STSYNC reads '1', reads and writes of the timer register should not be performed. When STSYNC reads '0', it is safe to read and write the timer registers.
3:2	Unused	Unused. Read = 00b; Write = Don't Care
1:0	IFCN[1:0]	Internal H-F Oscillator Frequency Divider Control Bits.
		00: SYSCLK derived from Internal H-F Oscillator divided by 8.
		01: SYSCLK derived from Internal H-F Oscillator divided by 4.
		10: SYSULK derived from Internal H-F Oscillator divided by 2.
		The STOCEN derived non-internal H-F Oscillator divided by 1.



21.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The I²C-Bus and How to Use It (including specifications), Philips Semiconductor.
- 2. The I²C-Bus Specification—Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification—Version 1.1, SBS Implementers Forum.

21.2. SMBus Configuration

Figure 21.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pullup resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.



Figure 21.2. Typical SMBus Configuration

21.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7–1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Bytes that are received (by a master or slave) are acknowledged (ACK) with a low SDA during a high SCL (see Figure 21.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.

The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.



Bit	Set by Hardware When:	Cleared by Hardware When:
MASTED	 A START is generated. 	 A STOP is generated.
MASIER		 Arbitration is lost.
	 START is generated. 	 A START is detected.
	 SMB0DAT is written before the start of an 	 Arbitration is lost.
TAMODE	SMBus frame.	 SMB0DAT is not written before the start of an SMBus frame.
STA	 A START followed by an address byte is received. 	 Must be cleared by software.
	A STOP is detected while addressed as a	A pending STOP is generated.
STO	slave.	
	 Arbitration is lost due to a detected STOP. 	
	A byte has been received and an ACK	After each ACK cycle.
ACKRQ	hardware ACK is not enabled)	
	A repeated START is detected as a	 Each time SL is cleared
	MASTER when STA is low (unwanted repeated START).	
ARBLOST	 SCL is sensed low while attempting to generate a STOP or repeated START condition. 	
	 SDA is sensed low while transmitting a 1 (excluding ACK bits). 	
ACK	The incoming ACK value is low	The incoming ACK value is high
	(ACKNOWLEDGE).	(NOT ACKNOWLEDGE).
	A START has been generated.	Must be cleared by software.
	 Lost arbitration. 	
SI	 A byte has been transmitted and an ACK/NACK received. 	
	A byte has been received.	
	 A START or repeated START followed by a slave address + R/W has been received. 	
	 A STOP has been received. 	

Table 21.3. Sources for Hardware Changes to SMB0CN

21.4.3. Hardware Slave Address Recognition

The SMBus hardware has the capability to automatically recognize incoming slave addresses and send an ACK without software intervention. Automatic slave address recognition is enabled by setting the EHACK bit in register SMB0ADM to 1. This will enable both automatic slave address recognition and automatic hardware ACK generation for received bytes (as a master or slave). More detail on automatic hardware ACK generation can be found in Section 21.4.2.2.

The registers used to define which address(es) are recognized by the hardware are the SMBus Slave Address register (SFR Definition 21.3) and the SMBus Slave Address Mask register (SFR Definition 21.4). A single address or range of addresses (including the General Call Address 0x00) can be specified using these two registers. The most-significant seven bits of the two registers are used to define which addresses will be ACKed. A 1 in bit positions of the slave address mask SLVM[6:0] enable a comparison between the received slave address and the hardware's slave address SLV[6:0] for those bits. A 0 in a bit



Table 21.6. SMBus Status Decoding With Hardware ACK Generation Enabled(EHACK = 1)

	Valu	es F	Rea	d			Val V	lues Vrit	sto e	tus ected
Mode	Status Vector	ACKRQ	ARBLOST	ACK	Current SMbus State	Typical Response Options	STA	STO	ACK	Next Sta Vector Exp
	1110	0	0	Х	A master START was gener- ated.	Load slave address + R/W into SMB0DAT.	0	0	Х	1100
		~	•	•	A master data or address byte	Set STA to restart transfer.	1	0	Х	1110
er		0	0	0	was transmitted; NACK received.	Abort transfer.	0	1	Х	_
Transmitte						Load next data byte into SMB0DAT.	0	0	Х	1100
						End transfer with STOP.	0	1	Х	_
aster 1	1100	0	0	1	A master data or address byte was transmitted: ACK	End transfer with STOP and start another transfer.	1	1	Х	_
Ř		Ũ	Ũ		received.	Send repeated START.	1	0	Х	1110
						Switch to Master Receiver Mode (clear SI without writing new data to SMB0DAT). Set ACK for initial data byte.		0	1	1000
					A master data byte was	Set ACK for next data byte; Read SMB0DAT.	0	0	1	1000
		0	0	1		Set NACK to indicate next data byte as the last data byte; Read SMB0DAT.	0	0	0	1000
er					Tecewed, AON Sent.	Initiate repeated START.	1	0	0	1110
er Receiv	1000					Switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	Х	1100
aste						Read SMB0DAT; send STOP.		1	0	—
Ř					A master data byte was	Read SMB0DAT; Send STOP followed by START.	1	1	0	1110
		0	0	0	received; NACK sent (last	Initiate repeated START.	1	0	0	1110
				U	ມ່ງເອ <i>ງ</i> .	Switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	Х	1100



SFR Definition 24.4. TL0: Timer 0 Low Byte

Bit	7	6	5	4	3	2	1	0					
Nam	e	TL0[7:0]											
Туре	•	R/W											
Rese	et 0	0	0	0	0 0		0	0					
SFR /	Address = 0x8	A											
Bit	Name				Function								
7:0	TL0[7:0]	TL0[7:0] Timer 0 Low Byte.											
		The TL0 register is the low byte of the 16-bit Timer 0.											

SFR Definition 24.5. TL1: Timer 1 Low Byte

Bit	7	6	5	4	3	2	1	0				
Nam	FL1[7:0]											
Туре												
Rese	et 0	0	0	0	0	0	0	0				
SFR Address = 0x8B												
Bit	Name		Function									
7:0	TL1[7:0]	Timer 1 Lo	w Byte.									



25.2. PCA0 Interrupt Sources

Figure 25.3 shows a diagram of the PCA interrupt tree. There are five independent event flags that can be used to generate a PCA0 interrupt. They are: the main PCA counter overflow flag (CF), which is set upon a 16-bit overflow of the PCA0 counter, an intermediate overflow flag (COVF), which can be set on an overflow from the 8th, 9th, 10th, or 11th bit of the PCA0 counter, and the individual flags for each PCA channel (CCF0, CCF1, and CCF2), which are set according to the operation mode of that module. These event flags are always set when the trigger condition occurs. Each of these flags can be individually selected to generate a PCA0 interrupt, using the corresponding interrupt enable flag (ECF for CF, ECOV for COVF, and ECCFn for each CCFn). PCA0 interrupts must be globally enabled before any individual interrupt sources are recognized by the processor. PCA0 interrupts are globally enabled by setting the EA bit and the EPCA0 bit to logic 1.



Figure 25.3. PCA Interrupt Block Diagram



25.3. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: edge-triggered capture, software timer, high-speed output, frequency output, 8 to 11-bit pulse width modulator, or 16-bit pulse width modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation. Table 25.2 summarizes the bit settings in the PCA0CPMn and PCA0PWM registers used to select the PCA capture/compare module's operating mode. Note that all modules set to use 8, 9, 10, or 11-bit PWM mode must use the same cycle length (8-11 bits). Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt.

Operational Mode		PCA0CPMn						PCA0PWM					
Bit Number	7	6	5	4	3	2	1	0	7	6	5	4–2	1–0
Capture triggered by positive edge on CEXn	Х	Х	1	0	0	0	0	А	0	Х	В	XXX	XX
Capture triggered by negative edge on CEXn	Х	Х	0	1	0	0	0	А	0	Х	В	XXX	XX
Capture triggered by any transition on CEXn	Х	Х	1	1	0	0	0	А	0	Х	В	XXX	XX
Software Timer	Х	С	0	0	1	0	0	А	0	Х	В	XXX	XX
High Speed Output	Х	С	0	0	1	1	0	А	0	Х	В	XXX	XX
Frequency Output	Х	С	0	0	0	1	1	А	0	Х	В	XXX	XX
8-Bit Pulse Width Modulator (Note 7)	0	С	0	0	Е	0	1	А	0	Х	В	XXX	00
9-Bit Pulse Width Modulator (Note 7)	0	С	0	0	Е	0	1	А	D	Х	В	XXX	01
10-Bit Pulse Width Modulator (Note 7)	0	С	0	0	Е	0	1	А	D	Х	В	XXX	10
11-Bit Pulse Width Modulator (Note 7)	0	С	0	0	Е	0	1	А	D	Х	В	XXX	11
16-Bit Pulse Width Modulator	1	С	0	0	Е	0	1	А	0	Х	В	XXX	XX
Notes: 1. X = Don't Care (no functional difference for individual module if 1 or 0).													

Table 25.2. PCA0CPM and PCA0PWM Bit Settings for PCA Capture/Compare Modules

- 2. A = Enable interrupts for this module (PCA interrupt triggered on CCFn set to 1).
- 3. B = Enable 8th, 9th, 10th or 11th bit overflow interrupt (Depends on setting of CLSEL[1:0]).

4. C = When set to 0, the digital comparator is off. For high speed and frequency output modes, the associated pin will not toggle. In any of the PWM modes, this generates a 0% duty cycle (output = 0).

5. D = Selects whether the Capture/Compare register (0) or the Auto-Reload register (1) for the associated channel is accessed via addresses PCA0CPHn and PCA0CPLn.

6. E = When set, a match event will cause the CCFn flag for the associated channel to be set.

7. All modules set to 8, 9, 10 or 11-bit PWM mode use the same cycle length setting.



SFR Definition 25.2. PCA0MD: PCA Mode

Bit	7	6	5	4	3	2	1	0				
Name	e CIDL	WDTE	WDLCK		CPS2	CPS1	CPS0	ECF				
Туре	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W				
Rese	t 0	1	0	0	0	0	0	0				
SFR A	ddress = 0	ress = 0xD9										
Bit	Name				Function							
7	CIDL	PCA Counter	CA Counter/Timer Idle Control.									
		Specifies PCA behavior when CPU is in Idle Mode.0: PCA continues to function normally while the system controller is in Idle Mode.1: PCA operation is suspended while the system controller is in Idle Mode.										
6	WDTE	Watchdog Til If this bit is set 0: Watchdog T 1: PCA Modul	chdog Timer Enable. is bit is set, PCA Module 2 is used as the watchdog timer. /atchdog Timer disabled. /CA Module 2 enabled as Watchdog Timer.									
5	WDLCK	 Watchdog Timer Lock. This bit locks/unlocks the Watchdog Timer Enable. When WDLCK is set, the Watchdog Timer may not be disabled until the next system reset. 0: Watchdog Timer Enable unlocked. 1: Watchdog Timer Enable locked. 										
4	Unused	Unused. Read = 0b, Write = Don't care.										
3:1	CPS[2:0]	PCA Counter/Timer Pulse Select.These bits select the timebase source for the PCA counter000: System clock divided by 12001: System clock divided by 4010: Timer 0 overflow011: High-to-low transitions on ECI (max rate = system clock divided by 4)100: System clock101: External clock divided by 8 (synchronized with the system clock)11x: Reserved										
0	ECF	PCA Counter/Timer Overflow Interrupt Enable.										
		This bit sets the masking of the PCA Counter/Timer Overflow (CF) interrupt. 0: Disable the CF interrupt. 1: Enable a PCA Counter/Timer Overflow interrupt request when CF (PCA0CN.7) is set.										
Note:	When the V contents of	VDTE bit is set to the PCA0MD reg	o 1, the other b gister, the Wat	oits in the PC	A0MD register must first be c	cannot be mo lisabled.	odified. To cha	ange the				

