



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	Z80180
Number of Cores/Bus Width	1 Core, 8-Bit
Speed	8MHz
Co-Processors/DSP	-
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	-40°C ~ 100°C (TA)
Security Features	-
Package / Case	64-DIP (0.750", 19.05mm)
Supplier Device Package	64-DIP
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8018008pec

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



PIN DESCRIPTION

A0–A19. Address Bus (Output, Active High, 3-state). A0–A19 form a 20bit address bus. The Address Bus provides the address for memory data bus exchanges, up to 1 MB, and I/O data bus exchanges, up to 64K. The address bus enters a high impedance state during RESET and external bus acknowledge cycles. Address line A18 is multiplexed with the output of PRT channel 1 (TOUT, selected as address output on RESET) and address line A19 is not available in DIP versions of the Z8X180.

BUSACK. *Bus Acknowledge (Output, Active Low).* **BUSACK** indicates that the requesting device, the MPU address and data bus, and some control signals, have entered their high impedance state.

BUSREQ. Bus Request (Input, Active Low). This input is used by external devices (such as DMA controllers) to request access to the system bus. This request has a higher priority than NMI and is always recognized at the end of the current machine cycle. This signal stops the CPU from executing further instructions and places the address and data buses, and other control signals, into the high impedance state.

CKA0, CKA1. *Asynchronous Clock 0 and 1 (Bidirectional, Active High).* These pins are the transmit and receive clocks for the ASCI channels. CKA0, is multiplexed with DREQ0 and CKA1 is multiplexed with TEND0.

CKS. *Serial Clock (Bidirectional, Active High).* This line is the clock for the CSIO channel.

CLOCK (PHI). *System Clock (Output, Active High).* The output is used as a reference clock for the MPU and the external system. The frequency of this output is equal to one-half that of the crystal or input clock frequency.

CTS0, **CTS1**. *Clear to Send 0 and 1 (Inputs, Active Low)*. These lines are modem control signals for the ASCI channels. **CTS1** is multiplexed with RXS.



D0–D7. *Data Bus (Bidirectional, Active High, 3-state).* D0-D7 constitute an 8-bit bidirectional data bus, used for the transfer of information to and from I/O and memory devices. The data bus enters the high impedance state during RESET and external bus acknowledge cycles.

DCD0. *Data Carrier Detect 0 (Input, Active Low).* This input is a programmable modem control signal for ASCI channel 0.

DREQ0, DREQ1. *DMA Request 0 and 1 (Input, Active Low).* DREQ is used to request a DMA transfer from one of the on-chip DMA channels. The DMA channels monitor these inputs to determine when an external device is ready for a read or write operation. These inputs can be programmed to be either level- or edge-sensed. DREQ0 is multiplexed with CKA0.

E. *Enable Clock (Output, Active High).* Synchronous machine cycle clock output during bus transactions.

EXTAL. *External Clock/Crystal (Input, Active High).* Crystal oscillator connection. An external clock can be input to the Z8X180 on this pin when a crystal is not used. This input is Schmitt-triggered.

HALT. *Halt/Sleep Status (Output, Active Low).* This output is asserted after the CPU has executed either the HALT or SLP instruction, and is waiting for either non-maskable or maskable interrupt before operation can resume. HALT is also used with the $\overline{M1}$ and ST signals to decode status of the CPU machine cycle.

INTO. Maskable Interrupt Request 0 (Input, Active Low). This signal is generated by external I/O devices. The CPU honors this request at the end of the current instruction cycle as long as the $\overline{\text{NMI}}$ and $\overline{\text{BUSREQ}}$ signals are inactive. The CPU acknowledges this interrupt request with an interrupt acknowledge cycle. During this cycle, both the $\overline{\text{MI}}$ and $\overline{\text{IORQ}}$ signals become Active.

INT1, INT2. *Maskable Interrupt Requests 1 and 2 (Inputs, Active Low)*. This signal is generated by external I/O devices. The CPU honors these requests at the end of the current instruction cycle as long as the <u>NMI</u>,



29



Figure 19. Memory and I/O Wait State Insertion (DCNTL – DMA/Wait Control Register)

The number of Wait States (TW) inserted in a specific cycle is the maximum of the number requested by the \overline{WAIT} input, and the number automatically generated by the on-chip Wait State generator.

Bit 7, 6: MWI1 MWI0, (Memory Wait Insertion)

For CPU and DMAC cycles which access memory (including memory mapped I/O), zero to three Wait States may be automatically inserted depending on the programmed value in MWI1 and MWI0 as depicted in Table 3

MW11	MWI0	The Number of Wait States
0	0	0
0	1	1
1	0	2
1	1	3

Table 3.Memory Wait States

Bit 5, 4: IWI1, IWI0 (I/O Wait Insertion)

For CPU and DMA cycles which access external I/O (and interrupt acknowledge cycles), one to six Wait States (TW) may be automatically



address to 0. These instructions are IN0, OUT0, OTIM, OTIMR, OTDM, OTDMR and TSTIO (see Instruction Set).

When writing to an internal I/O register, the same I/O write occurs on the external bus. However, the duplicate external I/O write cycle exhibits internal I/O write cycle timing. For example, the WAIT input and programmable Wait State generator are ignored. Similarly, internal I/O read cycles also cause a duplicate external I/O read cycle. However, the external read data is ignored by the Z8X180.

Normally, external I/O addresses should be chosen to avoid overlap with internal I/O addresses and duplicate I/O accesses.

			Address				
	Register	Mnemonic	Binary	Hex	Page		
ASCI	ASCI Control Register A Ch 0	CNTLA0	XX000000	00H	125		
	ASCI Control Register A Ch 1	CNTLA1	XX000001	01H	128		
	ASCI Control Register B Ch 0	CNTLB0	XX000010	02H	132		
	ASCI Control Register B Ch 1	CNTLB1	XX000011	03H	132		
	ASCI Status Register Ch 0	STAT0	XX000100	04H	120		
	ASCI Status Register Ch 1	STAT1	XX000101	05H	123		
	ASCI Transmit Data Register Ch 0	TDR0	XX000110	06H	118		
	ASCI Transmit Data Register Ch 1	TDR1	XX000111	07H	118		
	ASCI Receive Data Register Ch 0	RDR0	XX001000	08H	119		
	ASCI Receive Data Register Ch 1	RDR1	XX001001	09H	119		
CSI/O	CSI/O Control Register	CNTR	XX001010	0AH	147		
	CSI/O Transmit/Receive Data Register	TRD	XX1011	0BH	149		

Table 6. I/O Address Map for Z80180-Class Processors Only



The key functions for ASCI on Z80180, Z8S180 and Z8L180 class processors are listed below. Each channel is independently programmable.

- Full-duplex communication
- 7- or 8-bit data length
- Program controlled 9th data bit for multiprocessor communication
- 1 or 2 stop bits
- Odd, even, no parity
- Parity, overrun, framing error detection
- Programmable baud rate generator, /16 and /64 modes
- Modem control signals Channel 0 contains DCD0, CTS0 and RTS0; Channel 1 contains CTS1
- Programmable interrupt condition enable and disable
- Operation with on-chip DMAC

ASCI Block Diagram for the Z8S180/Z8L180-Class Processors

Figure 52 illustrates the ASCI block diagram.



Bit Position	Bit/Field	R/W	Value	Description
4	FE	R		Framing Error — If a receive data byte frame is delimited by an invalid stop bit (that is, 0, should be 1), FE is set to 1. FE is cleared to 0 when the EFR bit (Error Flag Reset) of CNTLA is written to 0, when DCD0 is High, in IOSTOP mode, and during RESET.
3	RIE	R/W		Receive Interrupt Enable — RIE must be set to 1 to enable ASCI receive interrupt requests. When RIE is 1, if any of the flags RDRF, OVRN, PE, or FE become set to 1, an interrupt request is generated. For channel 0, an interrupt is also generated by the transition of the external DCD0 input from Low to High.
2	CTS1E	R/W		Channel 1 CTS Enable — Channel 1 has an external CTS1 input which is multiplexed with the receive data pin (RXS) for the CSI/O (Clocked Serial I/O Port). Setting CTS1E to 1 selects the CTS1 function and clearing CTS1E to 0 selects the RXS function.
1	TDRE	R		Transmit Data Register Empty — TDRE = 1 indicates that the TDR is empty and the next transmit data byte is written to TDR. After the byte is written to TDR, TDRE is cleared to 0 until the ASCI transfers the byte from TDR to the TSR and then TDRE is again set to 1. TDRE is set to 1 in IOSTOP mode and during RESET. When the external CTS input is High, TDRE is reset to 0.
0	TIE	R/W		Transmit Interrupt Enable — TIE must be set to 1 to enable ASCI transmit interrupt requests. If TIE is 1, an interrupt is requested when TDRE is 1. TIE is cleared to 0 during RESET.



ASCI0 Extension Control Register (I/O Address: 12H) (Z8S180/L180-Class Processors Only)

Bit	7	6	5	4	3	2	1	0
Bit/Field	RDRF	DCD0	CTS0	X1 Bit	BRG0	Break	Break Sen	
	Int	Disable	Disable	Clk Mode		Feature	Detect	Break
	Inhibit			ASCI0		Enable	(RO)	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Note: $R = Rea$	ad $W = Wr$	ite X = Ind	eterminate	? = Not Ap	plicable			

Bit Position	Bit/Field	R/W	Value	Description
7	RDRF	R/W	0	RDRF Interrupt Inhibit On
	Interrupt Inhibit		1	RDRF Interrupt Inhibit Off
6	DCD0	R/W	0	DCD0 Auto-enables Rx
	Disable		1	DCD0 advisory to SW
5	CTS0	R/W	0	CTS0 Auto-enable Tx
	Disable		1	CTS0 advisory to SW
4	X1 Bit	R/W	0	CKA0 /16 or /64
	Clk ASCI0		1	CKA0 is bit clock
3	BRG0	R/W	0	As \$180
	Mode		1	Enable 16-bit BRG counter
2	Break	R/W	0	Break Feature Enable On
	Feature Enable		1	Break Feature Enable Off
1	Break	R/W	0	Break Detect On
	Detect (RO)		1	Break Detect Off



2^{ss} depends on the three least significant bits of the CNTLB register, as described in Table 21.

ss2	ss1	ss0	2^ss
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	External Clock from CKA0

Table 21. 2[^]ss Values

The ASCIs require a 50% duty cycle when CKA is used as an input. Minimum High and Low times on CKA0 are typical of most CMOS devices.

RDRF is set, and if enabled, an Rx Interrupt or DMA REquest is generated when the receiver transfers a character from the Rx Shift Register to the RX FIFO. The FIFO provides a margin against overruns. When the is more than one character in the FIFO, and software or a DMA channel reads a character, RDRF either remains set or is cleared and then immediately set again. For example, if a receive interrupt service routine does not real all the characters in the RxFIFO, RDRF and the interrupt request remain asserted.

The Rx DMA request is disabled when any of the error flags PE or FE or OVRN are set, so that software can identify with which character the problem is associated.

If Bit 7, RDRF Interrupt Inhibit, is set to 1, the ASCI does not request a Receive interrupt when its RDRF flag is 1. Set this bit when programming a DMA channel to handle the receive data from an ASCI. The other



causes for an ASCI Receive interrupt (PE, FE, OVRN, and for ASCI0, DCD) continue to request RX interrupt if the RIE bit is 1. The Rx DMA request is inhibited if PE or FE or OVRN is set, so that software can detect where an error occurred. When the RIE bit is 0, as it is after a Reset, RDRF causes an ASCI interrupt if RIE is 1.

Clocked Serial I/O Port (CSI/O)

The Z8X180 includes a simple, high-speed clock, synchronous serial I/O port. The CSI/O includes transmit/receive (half-duplex), fixed 8-bit data, and internal or external data clock selection. High-speed operation (baud rate 200Kbps at fC = 4 MHz) is provided. The CSI/O is ideal for implementing a multiprocessor communication link between multiple Z8X180s. These secondary devices may typically perform a portion of the system I/O processing, (that is, keyboard scan/decode, LDC interface, for instance).

CSI/O Block Diagram

The CSI/O block diagram is illustrated in Figure 57. The CSI/O consists of two registers-the Transmit/Receive Data Register (TRDR) and Control Register (CNTR).



Bit Position	Bit/Field	R/W	Value	Description
7–6	TIF1–0	R		TIF1: Timer Interrupt Flag — When TMDR1 decrements to 0, TIF1 is set to 1. This generates an interrupt request if enabled by TIE1 = 1. TIF1 is reset to 0 when TCR is read and the higher or lower byte of TMDR1 is read. During RESET, TIF1 is cleared to 0. When TMDR0 decrements to 0, TIF0 is set to 1. This generates an interrupt request if enabled by TIE0 = 1. TIF0 is reset to 0 when TCR is read and the higher or lower byte of TMDR0 is read. During RESET, TIF0 is cleared to 0.
5-4	TIE1–0	R/W		Timer Interrupt Enable — When TIE1 is set to 1, TIF1 = 1 generates a CPU interrupt request. When TIE1 is reset to 0, the interrupt request is inhibited. During RESET, TIE1 is cleared to 0. When TIE0 is set to 1, TIF0 = 1 generates a CPU interrupt request. When TIE0 is reset to 0, the interrupt request is inhibited. During RESET, TIE0 is cleared to 0.
3-2	TOC1–0	R/W		Timer Output Control — TOC1, and TOC0 control the output of PRT1 using the multiplexed A18/TOUT pin as shown in Table 23. During RESET, TOC1 and TOC0 are cleared to 0. This selects the address function for A18/TOUT. By programming TOC1 and TOC0 the A18/TOUT pin can be forced HIGH, LOW, or toggled when TMDR1 decrements to 0. Reference Table 23.
1-0	TDE1–0	R/W		Timer Down Count Enable — TDE1 and TDE0 enable and disable down counting for TMDR1 and TMDR0 respectively. When TDEn $(n = 0, 1)$ is set to 1, down counting is executed for TMDRn. When TDEn is reset to 0, down counting is stopped and TMDRn is freely read or written. TDE1 and TDE0 are cleared to 0 during RESET and TMDRn does not decrement until TDEn is set to 1.



163

TOC1	TOC0	OUTPUT	
0	0	Inhibited	(A18/TOUT pin is selected as an address output function.)
0	1	Toggled	
1	0	0	A18/TOUT pin is selected as a PRT1 output function!
1	1	1	

Table 23.Timer Output Control

Figure 64 illustrates timer initialization, count down, and reload timing. Figure 65 depicts timer output (A18/TOUT) timing.



Figure 64. Timer Initialization, Count Down, and Reload Timing Diagram



Table 31. Z8S180 AC Characteristics (Continued) $V_{DD} = 5V \pm 10\%$ or $V_{DD} = 3.3V \pm 10\%$; 33-MHz Characteristics Apply Only to 5V Operation

			Z8S180—20 MHz		Z8S1 M		
No.	Symbol	Item	Min	Max	Min	Max	Unit
31	t _{INTS}	INT Set-up Time to PHI Fall	20	_	15		ns
32	t _{INTH}	INT Hold Time from PHI Fall	10		10		ns
33	t _{NMIW}	NMI Pulse Width	35		25		ns
34	t _{BRS}	BUSREQ Set-up Time to PHI Fall	10		10		ns
35	t _{BRH}	BUSREQ Hold Time from PHI Fall	10	_	10		ns
36	t _{BAD1}	PHI Rise to BUSACK Fall Delay		25		15	ns
37	t _{BAD2}	PHI Fall to BUSACK Rise Delay		25		15	ns
38	t _{BZD}	PHI Rise to Bus Floating Delay Time		40		30	ns
39	t _{MEWH}	MREQ Pulse Width (High)	35		25		ns
40	t _{MEWL}	MREQ Pulse Width (Low)	35		25		ns
41	t _{RFD1}	PHI Rise to RFSH Fall Delay		20		15	ns
42	t _{RFD2}	PHI Rise to RFSH Rise Delay		20		15	ns
43	t _{HAD1}	PHI Rise to HALT Fall Delay		15		15	ns
44	t _{HAD2}	PHI Rise to HALT Rise Delay		15		15	ns
45	t _{DRQS}	DREQ1 Set-up Time to PHI Rise	20		15		ns
46	t _{DRQH}	DREQ1 Hold Time from PHI Rise	20		15		ns
47	t _{TED1}	PHI Fall to TENDi Fall Delay		25		15	ns
48	t _{TED2}	PHI Fall to TENDi Rise Delay		25		15	ns
49	t _{ED1}	PHI Rise to E Rise Delay		30		15	ns
50	t _{ED2}	PHI Fall or Rise to E Fall Delay		30		15	ns
51	P _{WEH}	E Pulse Width (High)	25		20		ns
52	P _{WEL}	E Pulse Width (Low)	50		40		ns
53	t _{Er}	Enable Rise Time		10	_	10	ns



196

		Operation					
			Z8SI N	180—20 /IHz	Z8S		
No.	Symbol	Item	Min	Max	Min	Max	Unit
54	t _{Ef}	Enable Fall Time		10		10	ns
55	t _{TOD}	PHI Fall to Timer Output Delay		75		50	ns
56	t _{STDI}	CSI/O Transmit Data Delay Time (Internal Clock Operation)	—	2		2	tcyc
57	t _{STDE}	CSI/O Transmit Data Delay Time (External Clock Operation)		7.5 t _{CY} C +75	·	75 t _{CYC} +60	ns
58	t _{SRSI}	CSI/O Receive Data Set-up Time (Internal Clock Operation)	1	_	1	—	tcyc
59	t _{SRHI}	CSI/O Receive Data Hold Time (Internal Clock Operation)	1		1	—	tcyc
60	t _{SRSE}	CSI/O Receive Data Set-up Time (External Clock Operation)	1	_	1	—	tcyc
61	t _{SRHE}	CSI/O Receive Data Hold Time (External Clock Operation)	1	_	1	—	tcyc
62	t _{RES}	RESET Set-up Time to PHI Fall	40		25		ns
63	t _{REH}	RESET Hold Time from PHI Fall	25		15		ns
64	t _{OSC}	Oscillator Stabilization Time		20		20	ns
65	t _{EXR}	External Clock Rise Time (EXTAL)		5		5	ns
66	t _{EXF}	External Clock Fall Time (EXTAL)	_	5	_	5	ns
67	t _{RR}	RESET Rise Time		50		50	ms
68	t _{RF}	RESET Fall Time		50		50	ms

Table 31.Z8S180 AC Characteristics (Continued) $V_{DD} = 5V \pm 10\%$ or $V_{DD} = 3.3V \pm 10\%$; 33-MHz Characteristics Apply Only to 5VOperation



205

STANDARD TEST CONDITIONS

The previous DC Characteristics and Capacitance sections apply to the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0V). Positive current flows in to the referenced pin.

All AC parameters assume a load capacitance of 100 pF. Add 10 ns delay for each 50 pF increase in load up to a maximum of 200 pF for the data bus and 100 pF for the address and control lines. AC timing measurements are referenced to 1.5 volts (except for CLOCK, which is referenced to the 10% and 90% points).

The Ordering Information section lists temperature ranges and product numbers. Package drawings are in the Package Information section. Refer to the Literature List for additional documentation.



Figure 93. Test Setup



218

													F	lags				
				Addressing					7	6	4	2	1	0				
Operation Name	Mnemonics	Op Code	Immed	Ext	Ind	Reg	Regi	Imp	Rel	Bytes	State s	Operation	s	z	н	P/V	N	с
		11 001 011																
		<d></d>																
		00 001 110																
	RRD	11 101 101						S/D		2	16	¥	1	↑	R	Р	R	•
		01 100 111										Ar						
	SLA g	11 001 011				S/D				2	7	b7 b0	1	↑ I	R	Р	R	↑
		00 100 g																
	SLA (HL)	11 001 011					S/D			2	13	b7 b0	1	↑ I	R	Р	R	↑
		00 100 110																
	SLA (IX + d)	11 011 101			S/D					4	19		1	↑	R	Р	R	↑
		11 001 011										C b7 b0						
		<d></d>																
		00 100 110																
	SLA (IY + d)	11 111 101			S/D					4	19		1	↑	R	Р	R	↑
		11 001 011																
		<d></d>																
		00 100 110																
	SRA g	11 001 011				S/D				2	7		1	↑	R	Р	R	↑
		00 101 g																
	SRA (HL)	11 001 011					S/D			2	13		1	↑	R	Р	R	↑
		00 101 110										5, 50 0						
	SRA (IX + d)	11 011 101			S/D					4	19		1	↑	R	Р	R	↑
		11 001 011																
		<d></d>																
		00 101 110																
	SRA (IY + d)	11 111 101			S/D					4	19		1	↑	R	Р	R	↑
		11 001 011																
		<d></d>																
		00 101 110										▶ →						l
	SRL g	11 001 011				S/D				2	7	0-	↑	↑	R	Р	R	↑
		00 111 g										b7 b0 C						l

Table 39. Rotate and Shift Instructions (Continued)



																Flags		
					Ad	Idressi	ng						7	6	4	2	1	0
Operation Name	Mnemonics	Op Code	Immed	Ext	Ind	Reg	Regl	Imp	Rel	Bytes	States	Operation	s	z	н	P/V	N	с
Load	LD (IX + d),m	11 011 101	S		D					4	15	m→(IX + d) _M	•	•	•	•	•	•
8-Bit Data		00 110 110																
Dulu		<d></d>																
	LD (IY + d),m	11 111 101	S		D					4	15	m→(IY + d) _M	•	•	•	•	•	•
		01 110 g																
		<d></d>																
		<m></m>																
	LD (HL),g	01 110 g				s	D			1	7	gr→(HL) _M	•	•	•	•	•	•
	LD (IX + d),g	11 011 101			D	s				3	15	gr→(IX+d) _M	•	•	•	•	•	•
		01 110 g																
		<d></d>																
	LD (IY + d),g	11 111 101			D	s				3	15	gr→(IY + d) _M	•	•	•	•	•	•
		01 110 g																
		<d></d>					1										1	l

Table 41.8-Bit Load (Continued)

Table 42.16-Bit Load

															FI	ags		
					Add	lressir	ng						7	6	4	2	1	0
Operation Name	Mnemonics	Op Code	Immed	Ext	Ind	Reg	Regl	Imp	Rel	Bytes	States	Operation	s	z	н	P/V	N	с
Load	LD ww,mn	00 ww0 001	S			D				3	9	mn→ww _R	•	•	•	•	•	•
Data		<n></n>																
		<m></m>																
	LD IX,mn	11 011 101	S					D		4	12	mn→IX _R	•	•	•	•	•	•
		00 100 001																
		<n></n>																
		<m></m>																



															Fla	ags		
					Ad	dress	ing						7	6	4	2	1	0
Name	Mnemonics	Op Code	Immed	Ext	Ind	Reg	Regl	Imp	Rel	Bytes	States	Operation	s	z	н	P/V	N	с
	CPI	11101101					s	S		2	12	Ar-(HL) _M	↑	↑	↑	↑	S	•
		10100001										BC _R -1→BC _R						
												HL _R + 1→HL _R		(3)		(2)		
	CPIR	11101101					s	s		2	14	BC _R ≠0 Ar*(HL) _M	↑	↑	↑	↑	s	•
		10110001									12	$BC_R = 0 \text{ or } Ar = (HL)_M$						
												$\begin{array}{c} & \text{Ar-(HL)}_{M} \\ \text{Q} & \text{BC}_{R}\text{-}1 \rightarrow \text{BC}_{R} \\ & \text{HL}_{R} + 1 \rightarrow \text{HL}_{R} \end{array}$						
												Repeat Q until						
												Ar = $(HL)_{M}$ or $BC_{R} = 0$				(2)		
	LDD	11 101 101					S/D			2	12	$(HL)_{M} \rightarrow (DE)_{M}$	•	•	R	↑	R	•
		10 101 000										BC _R -1→BC _R						
												DE _R -1→DE _R						
												HL _R -1→HL _R						
	LDDR	11 101 101					S/D			2	14(BC _R ≠ 0)	$(HL)_{M} \rightarrow (DE)_{M}$	•	•	R	R	R	•
		10 111 000									12(BC _R = 0)	$\begin{array}{c} BC_R^{-1} \to BC_R\\ Q \qquad DE_R^{-1} \to DE_R\\ HL_R^{-1} \to HL_R \end{array}$						
												Repeat O until						
												$BC_{p} = 0$				(2)		
	וחו	11 101 101					S/D			2	12	UUR (HL)M→DE)⊡			R	(<u></u> _) ↑	R	
	201	10 100 000					0.0			-	-	BCp-1→BCp	-	-		ľ		
												DE _R + 1→DE _R						
												HL _R + 1→HL _R						
	LDIR	11 101 101					S/D			2	14(BC _R ≠0)	(HL) _M →(DE) _M	•	•	R	R	R	•
		10 110 000									12(BC _R = 0)	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
													1					
												Repeat Q until						
												BC _R = 0	L					L
(2) P/V =	0: BC _R -1 = 0 P/V = 1: BC _E) ⊳-1≠0																
(3) Z = 1:	$Ar = (HL)_M$	41.)																
4	_ – ∪ .Ai ≠ (F	ı∟/M																

Table 43. Block Transfer (Continued)



Note 1: (HL) replaces g.

Note 2: (HL) replaces s.

Note 3: If DDH is supplemented as first Op Code for the instructions which have HL or (HL) as an operand in Table 48, the instructions are executed replacing HL with IX and (HL) with (IX+d).

ex. 22H : LD (mn), HL DDH 22H : LD (mn), IX

If FDH is supplemented as 1st Op Code for the instructions which have HL or (HL) as an operand in Table 48, the instructions are executed replacing HL with IY and (HL) with (IY+d).

```
ex. 34H : INC (HL)
FDH 34H : INC (IY+d)
```

However, JP (HL) and EX DE, HL are exceptions and note the following.

- If DDH is supplemented as 1st Op Code for JP (HL), (IX) replaces (HL) as operand and JP (IX) is executed
- If FDH is supplemented as 1st Op Code for JP (HL), (IY) replaces (HL) as operand and JP (IY) is executed
- Even if DDH or FDH is supplemented as 1st Op Code for EX DE, HL, HL is not replaced and the instruction is regarded as illegal instruction



Instruction	Machine Cycle	States	Address	Data	RD	WR	MREQ	IORQ	M1	HALT	ST
	MC1	T1T2T3	1st Op Code Address	1st Op Code	0	1	0	1	0	1	0
	MC2	T1T2T3	2nd Op Code Address	2nd Op Code	0	1	0	1	0	1	1
LD (mn),IX	MC3	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
LD (IIII),I I	MC4	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC5	Ti	*	Z	1	1	1	1	1	1	1
	MC6	T1T2T3	mn	IXL IYL	1	0	0	1	1	1	1
	MC7	T1T2T3	mn+1	IXH IYH	1	0	0	1	1	1	1
LD SP, HL	MC1	T1T2T3	1st Op Code Address	1st Op Code	0	1	0	1	0	1	0
	MC2	Ti	*	Z	1	1	1	1	1	1	1
	MC1	T1T2T3	1st Op Code Address	1st Op Code	0	1	0	1	0	1	0
LD SP,IX LD SP,IY	MC2	T1T2T3	2nd Op Code Address	2nd Op Code	0	1	0	1	0	1	1
	MC3	Ti	*	Z	1	1	1	1	1	1	1
	MC1	T1T2T3	1st Op Code Address	1st Op Code	0	1	0	1	0	1	0
LDI LDD	MC2	T1T2T3	2nd Op Code Address	2nd Op Code	0	1	0	1	0	1	1
	MC3	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC4	T1T2T3	DE	DATA	1	0	0	1	1	1	1

 Table 51.
 Bus and Control Signal Condition in Each Machine Cycle (Continued)



Register	Mnemonics	Address		Remarks										
DMA Memory Address Register Channel 1B:	MAR1B	2	А	Bits 0 - 2	2 are use	d for N	MAR1	В						
DMA I/O Address Register Channel 1L:	IAR1L	2	В											
DMA I/O Address Register Channel 1H	IAR1H	2	С											
DMA Byte Count Register Channel 1L:	BCR1L	2	Е											
DMA Byte Count Register Channel 1H:	BCR1H	2	F											
DMA Status Register:	DSTAT	3	0	bit	DE1	DE0	DWEI	DWE0	DIE1	DIE0	_	DME		
				during RESE	Т 0	0	1	1	R/W	0	1	0		
				R/W	R/W	R/W	W	W		R/W	ļ		A Master	
						I				L DMA	Interrupt	Enable 1 ()	
								DMA	Enable I	Bit Write I	Enable 1,0)		
DMA Mode Register	DMODE	3	1			DM.	A enable c	h 1,0						
Dun't widde Register.	DMODE	5	1	bit	_	_	DM1	DM0	SM1	SM0	MMOD	_		
				during RESE	Г 1	1	0	0	0	0	0	1		
				R/W			R/W	R/W	R/W	R/W	R/W	famory M	ODE calac	
										_ Ch 0 S	ource Mo	de 1,0		
									Destinatio	n Mode 1,	0			
				DM1,0	Destination	A	ddress	SN	41,0	Source	8	Address		
				0 0 0 1	M M		AR0+1 AR0-1		0 0 1	M		SAR0+1 SAR0-1		
				10	M I/O		AR0 fixed		10	M I/C))	SAR0 fix	ed ed	
				MMOD	Mada	Di	inter		-			5.400 HA	~~	
				0	Cycle Ste	eal Mode								
				1	Burst Mo	de								

 Table 57.
 Internal I/O Registers (Continued)