



### Welcome to E-XFL.COM

### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

| Details                         |  |
|---------------------------------|--|
| Product Status                  | Obsolete   |
| Core Processor                  | Z80180   |
| Number of Cores/Bus Width       | 1 Core, 8-Bit  |
| Speed                           | 10MHz  |
| Co-Processors/DSP               | -  |
| RAM Controllers                 | DRAM   |
| Graphics Acceleration           | No   |
| Display & Interface Controllers | -  |
| Ethernet                        | -  |
| SATA                            | -  |
| USB                             | -  |
| Voltage - I/O                   | 5.0V   |
| Operating Temperature           | 0°C ~ 70°C (TA)  |
| Security Features               | -  |
| Package / Case                  | 64-DIP (0.750", 19.05mm)                               |
| Supplier Device Package         | 64-DIP   |
| Purchase URL                    | https://www.e-xfl.com/product-detail/zilog/z8018010psc |
|                                 |  |

Email: info@E-XFL.COM

- - --

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



| Figure 49.  | TEND0 Output Timing Diagram108   |
|-------------|--|
| Figure 50.  | DMA Interrupt Request Generation114  |
| Figure 51.  | NMI and DMA Operation Timing Diagram115  |
| Figure 52.  | ASCI Block Diagram117  |
| Figure 53.  | DCD0 Timing Diagram139   |
| Figure 54.  | RTS0 Timing Diagram140   |
| Figure 55.  | ASCI Interrupt Request Circuit Diagram140  |
| Figure 56.  | ASCI Clock   |
| Figure 57.  | CSI/O Block Diagram147   |
| Figure 58.  | CSI/O Interrupt Request Generation151  |
| Figure 59.  | Transmit Timing Diagram–Internal Clock153  |
| Figure 60.  | Transmit Timing–External Clock154  |
| Figure 61.  | CSI/O Receive Timing–Internal Clock155   |
| Figure 62.  | CSI/O Receive Timing–External Clock156   |
| Figure 63.  | PRT Block Diagram157   |
| Figure 64.  | Timer Initialization, Count Down, and Reload   |
|             | Timing Diagram163  |
| Figure 65.  | Timer Output Timing Diagram164   |
| Figure 66.  | PRT Interrupt Request Generation164  |
| Figure 67.  | E Clock Timing Diagram (During Read/Write Cycle<br>and Interrupt Acknowledge Cycle 167 |
| Figure 68   | E Clock Timing in BUS RELEASE Mode 167   |
| Figure 69   | E Clock Timing in SLEEP Mode and   |
| i iguie oy. | SYSTEM STOP Mode   |
| Figure 70.  | External Clock Interface   |
| Figure 71.  | Clock Generator Circuit  |
| Figure 72.  | Circuit Board Design Rules   |
| Figure 73.  | Example of Board Design  |



xvi

| Table 43.                 | Block Transfer  |
|---------------------------|---|
| Table 44.                 | Stock and Exchange  |
| Table 45.                 | Program Control Instructions                              |
| Table 46.                 | I/O Instructions  |
| Table 47.                 | Special Control Instructions                              |
| Op Code Map               |   |
| Table 48.                 | 1st Op Code Map Instruction Format: XX                    |
| Table 49.                 | 2nd Op Code Map Instruction Format: CB XX 249             |
| Table 50.                 | 2nd Op Code Map Instruction Format: ED XX 250             |
| Bus Control Signal        | Conditions  |
| Table 51.                 | Bus and Control Signal Condition in Each<br>Machine Cycle |
| Table 52.                 | Interrupts  |
| <b>Operating Modes St</b> | ummary  |
| Table 53.                 | Request Acceptances in Each Operating Mode                |
| Table 54.                 | The Z80180 Types of Requests 282                          |
| Status Signals 287        |   |
| Table 55.                 | Pin Outputs in Each Operating Mode                        |
| Table 56.                 | Pin Status During RESET and<br>LOW POWER OPERATION Modes  |
| I/O Registers             |   |
| Table 57.                 | Internal I/O Registers                                    |



| Bit<br>Position | Bit/Field     | R/W | Value  | Description   |
|-----------------|---------------|-----|--------|---|
| 2               | LNIO          | R/W | 0<br>1 | Standard Drive<br>33% Drive on certain external I/O |
| 1               | LNCPUCTL      | R/W | 0<br>1 | Standard Drive<br>33% Drive on CPU control signals  |
| 0               | LNAD/<br>DATA | R/W | 0<br>1 | Standard Drive<br>33% drive on A10–A0, D7–D0        |

### Memory Management Unit (MMU)

The Z8X180 features an on-chip MMU which performs the translation of the CPU 64KB (16-bit addresses 0000H to FFFFH) logical memory address space into a 1024KB (20-bit addresses 00000H to FFFFFH) physical memory address space. Address translation occurs internally in parallel with other CPU operation.

### **Logical Address Spaces**

The 64KB CPU logical address space is interpreted by the MMU as consisting of up to three separate logical address areas, Common Area 0, Bank Area, and Common Area 1.

As depicted in Figure 23, a variety of logical memory configurations are possible. The boundaries between the Common and Bank Areas can be programmed with 4KB resolution.



60

### **MMU Register Description**

### MMU Common/Bank Area Register (CBAR)

CBAR specifies boundaries within the Z8X180 64KB logical address space for up to three areas; Common Area 0, Bank Area and Common Area 1.

MMU Common/Bank Area Register (CBAR: 3AH)

| Bit       | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----------|-----|-----|-----|-----|-----|-----|-----|-----|
| Bit/Field | CA3 | CA2 | CA1 | CA0 | BA3 | BA2 | BA1 | BA0 |
| R/W       | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset     | 1   | 1   | 1   | 1   | 0   | 0   | 0   | 0   |

Note: R = Read W = Write X = Indeterminate ? = Not Applicable

| Bit<br>Position | Bit/Field | R/W | Value | Description   |
|-----------------|-----------|-----|-------|---|
| 7–4             | CA7-4     | R/W |       | CA specifies the start (low) address (on 4KB boundaries) for the Common Area 1. This also determines the last address of the Bank Area. |
| 3-0             | BA3-0     | R/W |       | BA specifies the start (low) address (on 4KB boundaries) for the Bank Area. This also determines the last address of the Common Area 0. |

-



75

### Figure 35. NMI Timing

### **INT0 - Maskable Interrupt Level 0**

The next highest priority external interrupt after  $\overline{\text{NMI}}$  is  $\overline{\text{INT0}}$ .  $\overline{\text{INT0}}$  is sampled at the falling edge of the clock state prior to T3 or T1 in the last machine cycle. If  $\overline{\text{INT0}}$  is asserted LOW at the falling edge of the clock state prior to T3 or T1 in the last machine cycle,  $\overline{\text{INT0}}$  is accepted. The interrupt is masked if either the IEF1 flag or the ITEO (Interrupt Enable 0) bit in ITC are reset to 0. After RESET the state is as follows:

- 1. IEF1 is 0, so  $\overline{INT0}$  is masked
- 2. ITE0 is 1, so INTO is enabled by execution of the El (Enable Interrupts) instruction

The  $\overline{INT0}$  interrupt is unique in that 3 programmable interrupt response modes are available - Mode 0, Mode 1 and Mode 2. The specific mode is selected with the IM 0, IM 1 and IM 2 (Set Interrupt Mode) instructions. During  $\overline{RESET}$ , the Z8X180 is initialized to use Mode 0 for  $\overline{INT0}$ . The 3 interrupt response modes for  $\overline{INT0}$  are:

- Mode 0–Instruction fetch from data bus
- Mode 1–Restart at logical address 0038H
- Mode 2–Low-byte vector table address fetch from data bus

### INT0 Mode 0

During the interrupt acknowledge cycle, an instruction is fetched from the data bus (DO–D7) at the rising edge of T3. Often, this instruction is one of the eight single byte RST (RESTART) instructions which stack the PC and restart execution at a fixed logical address. However, multibyte instructions can be processed if the interrupt acknowledging device can provide a multibyte response. Unlike all other interrupts, the PC is not automatically stacked:



- 3. Refresh cycles are suppressed during SLEEP mode. If a refresh cycle is requested during SLEEP mode, the refresh cycle request is internally *latched* (until replaced with the next refresh request). The latched refresh cycle is inserted at the end of the first machine cycle after SLEEP mode is exited. After this initial cycle, the time at which the next refresh cycle occurs depends on the refresh time and has no timing relationship with the exit from SLEEP mode.
- 4. Regarding (2) and (3), the refresh address is incremented by one for each successful refresh cycle, not for each refresh request. Thus, independent of the number of *missed* refresh requests, each refresh bus cycle uses a refresh address incremented by one from that of the previous refresh bus cycles.

### **DMA Controller (DMAC)**

The Z8X180 contains a two-channel DMA (Direct Memory Access) controller which supports high speed data transfer. Both channels (channel 0 and channel 1) feature the following capabilities:

Memory Address Space

Memory source and destination addresses can be directly specified anywhere within the 1024KB physical address space using 20-bit source and destination memory addresses. In addition, memory transfers can arbitrarily cross 64KB physical address boundaries without CPU intervention.

• I/O Address Space

I/O source and destination addresses can be directly specified anywhere within the 64KB I/O address space (16-bit source and destination I/O addresses).

• Transfer Length

Up to 64KB are transferred based on a 16- bit byte count register.





Figure 45. DMAC Block Diagram

### **DMAC Register Description**

# DMA Source Address Register Channel 0 (SAR0 I/O Address = 20H to 22H)

Specifies the physical source address for channel 0 transfers. The register contains 20 bits and can specify up to 1024KB memory addresses or up to 64KB I/O addresses. Channel 0 source can be memory, I/O, or memory mapped I/O.



95

### DMA Status Register (DSTAT)

DSTAT is used to enable and disable DMA transfer and DMA termination interrupts. DSTAT also determines DMA transfer status, that is, completed or in progress.

DMA Status Register (DSTAT: 30H)

| Bit   | 7   | 6   | 5    | 4    | 3    | 2    | 1 | 0   |  |
|---|-----|-----|------|------|------|------|---|-----|--|
| Bit/Field   | DE1 | DE0 | DWE1 | DWE0 | DIE1 | DIE0 | ? | DME |  |
| R/W   | R/W | R/W | W    | W    | R/W  | R/W  | ? | R   |  |
| Reset   | 0   | 0   | 1    | 1    | 0    | 0    | ? |     |  |
| Note: R = Read W = Write X = Indeterminate ? = Not Applicable |     |     |      |      |      |      |   |     |  |

| Bit<br>Position | Bit/Field | R/W | Value | Description   |
|-----------------|-----------|-----|-------|---|
| 7               | DE1       | R/W |       | <b>Enable Channel 1</b> — When $DE1 = 1$ and $DME = 1$ ,<br>channel 1 DMA is enabled. When a DMA transfer<br>terminates (BCR1 = 0), DE1 is reset to 0 by the DMAC.<br>When $DE1 = 0$ and the DMA interrupt is enabled (DIE1 =<br>1), a DMA interrupt request is made to the CPU.<br>To perform a software write to DE1, DWE1 is written with<br>0 during the same register write access. Writing DE1 to 0<br>disables channel 1 DMA, but DMA is restartable. Writing<br>DE1 to 1 enables channel 1 DMA and automatically sets<br>DME (DMA Main Enable) to 1. DE1 is cleared to 0 during<br>RESET. |



Table 13.Channel 0 Source

| SM1 | SM0 | Memory/I/O | Address Increment/Decrement |
|-----|-----|------------|-----------------------------|
| 0   | 0   | Memory     | + 1                         |
| 0   | 1   | Memory     | -1                          |
| 1   | 0   | Memory     | fixed                       |
| 1   | 1   | I/O        | fixed                       |

Table 14 describes all DMA TRANSFER mode combinations of DM0 DM1, SM0 SM1. Because I/O to/from I/O transfers are not implemented, 12 combinations are available.

 Table 14.
 Transfer Mode Combinations

| DM1 | DM0 | SM1 | SM0 | Transfer Mode     | Increment/Decrement |
|-----|-----|-----|-----|-------------------|---------------------|
| 0   | 0   | 0   | 0   | Memory to Memory  | SAR0+1, DAR0+1      |
| 0   | 0   | 0   | 1   | Memory to Memory  | SAR0-1, DAR0+1      |
| 0   | 0   | 1   | 0   | Memory* to Memory | SAR0 fixed, DAR0+ 1 |
| 0   | 0   | 1   | 1   | I/O to Memory     | SAR0 fixed DAR0+1   |
| 0   | 1   | 0   | 0   | Memory to Memory  | SAR0+1, DAR0-1      |
| 0   | 1   | 0   | 1   | Memory to Memory  | SAR0-1,DAR0-1       |
| 0   | 1   | 1   | 0   | Memory to Memory  | SAR0 fixed, DAR0-1  |
| 0   | 1   | 1   | 1   | I/O to Memory     | SAR0 fixed. DAR0-1  |
| 1   | 0   | 0   | 0   | Memory to Memory* | SAR0+ 1, DAR0 fixed |
| 1   | 0   | 0   | 1   | Memory to Memory* | SAR0-1, DAR0 fixed  |
| 1   | 0   | 1   | 0   | Reserved          |                     |
| 1   | 0   | 1   | 1   | Reserved          |                     |



108

rising edge of the clock prior to T3 at which time the DMA operation (re)starts. Figure 48 depicts the edge-sense DMA timing.



# Figure 48. CPU Operation and DMA Operation DREQ0 is Programmed for Edge-Sense

During the transfers for channel 0, the  $\overline{\text{TEND0}}$  output goes Low synchronous with the write cycle of the last (BCR0 = 00H) DMA transfer (Reference Figure 49).



### Figure 49. TEND0 Output Timing Diagram

The DREQ0 and TEND0 pins are programmably multiplexed with the CKA0 and CKA1 ASCI clock input/outputs. However, when DMA channel 0 is programmed for memory to/from I/O (and memory to/from



The key functions for ASCI on Z80180, Z8S180 and Z8L180 class processors are listed below. Each channel is independently programmable.

- Full-duplex communication
- 7- or 8-bit data length
- Program controlled 9th data bit for multiprocessor communication
- 1 or 2 stop bits
- Odd, even, no parity
- Parity, overrun, framing error detection
- Programmable baud rate generator, /16 and /64 modes
- Modem control signals Channel 0 contains DCD0, CTS0 and RTS0; Channel 1 contains CTS1
- Programmable interrupt condition enable and disable
- Operation with on-chip DMAC

# ASCI Block Diagram for the Z8S180/Z8L180-Class Processors

Figure 52 illustrates the ASCI block diagram.



### ASCI to/from DMAC Operation

Operation of the ASCI with the on-chip DMAC channel 0 requires that the DMAC be correctly configured to use the ASCI flags as DMA request signals.

### **ASCI and RESET**

During RESET, the ASCI status and control registers are initialized as defined in the individual register descriptions.

Receive and Transmit operations are stopped during RESET. However, the contents of the transmit and receive data registers (TDR and RDR) are not changed by RESET.

### **ASCI Clock**

When in external clock input mode, the external clock is directly input to the sampling rate  $(\div 16/\div 64)$  as depicted in Figure 56.



Figure 56. ASCI Clock



163

| TOC1 | TOC0 | OUTPUT    |   |
|------|------|-----------|---|
| 0    | 0    | Inhibited | (A18/TOUT pin is selected as an address output function.) |
| 0    | 1    | Toggled   |   |
| 1    | 0    | 0         | A18/TOUT pin is selected as a PRT1 output function!       |
| 1    | 1    | 1         |   |

Table 23.Timer Output Control

Figure 64 illustrates timer initialization, count down, and reload timing. Figure 65 depicts timer output (A18/TOUT) timing.



Figure 64. Timer Initialization, Count Down, and Reload Timing Diagram



178

### Stack Pointer (SP)

The Stack Pointer (SP) contains the memory address based LIFO stack. SP is cleared to 0000H during reset.

### **Program Counter (PC)**

The Program Counter (PC) contains the address of the instruction to be executed and is automatically updated after each instruction fetch. PC is cleared to 0000H during reset.

### Flag Register (F)

The Flag Register stores the logical state reflecting the results of instruction execution. The contents of the Flag Register are used to control program flow and instruction operation.

| Bit   | 7   | 6   | 5        | 4   | 3        | 2   | 1   | 0   |
|---|-----|-----|----------|-----|----------|-----|-----|-----|
| Bit/Field   | S   | Ζ   | Not Used | Н   | Not Used | P/V | Ν   | С   |
| R/W   | R/W | R/W | ?        | R/W | ?        | R/W | R/W | R/W |
| Reset   | 0   | 0   | ?        | 0   | ?        | 0   | 0   | 0   |
| R = Read $W = Write$ $X = Indeterminate$ ? = Not Applicable |     |     |          |     |          |     |     |     |

Flag Register

| Bit<br>Position | Bit/Field | R/W | Value | Description  |
|-----------------|-----------|-----|-------|--|
| 7               | S         | R/W | 0     | <b>Sign.</b> S stores the state of the most significant bit (bit 7) of the result. This is useful for operations with signed numbers in which values with bit $7 = 1$ are interpreted as negative. |



193

# AC Characteristics

This section describes the AC characteristics of the Z8X180 family and absolute maximum rating for these products.

### AC CHARACTERISTICS—Z8S180

|     |                   |  | Z8S18<br>M | 80—20<br>Hz | Z8S1<br>M | 80—33<br>IHz |      |
|-----|-------------------|--|------------|-------------|-----------|--------------|------|
| No. | Symbol            | Item   | Min        | Max         | Min       | Max          | Unit |
| 1   | t <sub>CYC</sub>  | Clock Cycle Time   | 50         | DC          | 30        | DC           | ns   |
| 2   | t <sub>CHW</sub>  | Clock "H" Pulse Width  | 15         | —           | 10        | —            | ns   |
| 3   | t <sub>CLW</sub>  | Clock "L" Pulse Width  | 15         | —           | 10        | —            | ns   |
| 4   | t <sub>CF</sub>   | Clock Fall Time  |            | 10          |           | 5            | ns   |
| 5   | t <sub>CR</sub>   | Clock Rise Time  |            | 10          |           | 5            | ns   |
| 6   | t <sub>AD</sub>   | PHI Rise to Address Valid Delay  | _          | 30          | _         | 15           | ns   |
| 7   | t <sub>AS</sub>   | Address Valid to $\overline{\text{MREQ}}$ Fall or $\overline{\text{IORQ}}$ Fall) | 5          |             | 5         |              | ns   |
| 8   | t <sub>MED1</sub> | PHI Fall to MREQ Fall Delay  |            | 25          |           | 15           | ns   |
| 9   | t <sub>RDD1</sub> | PHI Fall to $\overline{\text{RD}}$ Fall Delay $\overline{\text{IOC}} = 1$        |            | 25          |           | 15           | ns   |
|     |                   | PHI Rise to $\overline{\text{RD}}$ Rise Delay $\overline{\text{IOC}} = 0$        | —          | 25          | —         | 15           | -    |
| 10  | t <sub>M1D1</sub> | PHI Rise to M1 Fall Delay  |            | 35          |           | 15           | ns   |
| 11  | t <sub>AH</sub>   | Address Hold Time from<br>MREQ, IOREQ, RD, WR High                               | 5          |             | 5         |              | ns   |

Table 31.Z8S180 AC Characteristics $V_{DD} = 5V \pm 10\%$  or  $V_{DD} = 3.3V \pm 10\%$ ; 33-MHz Characteristics Apply Only to 5V Operation



|                   |               |            |       |     |     |         |      |     |     |       |        |                          |   |   |   | Flags |   |   |
|-------------------|---------------|------------|-------|-----|-----|---------|------|-----|-----|-------|--------|--------------------------|---|---|---|-------|---|---|
|                   |               |            |       |     | Ad  | Idressi | ng   |     |     |       |        |                          | 7 | 6 | 4 | 2     | 1 | 0 |
| Operation<br>Name | Mnemonics     | Op Code    | Immed | Ext | Ind | Reg     | Regl | Imp | Rel | Bytes | States | Operation                | s | z | н | P/V   | N | с |
| Load              | LD (IX + d),m | 11 011 101 | S     |     | D   |         |      |     |     | 4     | 15     | m→(IX + d) <sub>M</sub>  | • | • | • | •     | • | • |
| 8-Bit<br>Data     |               | 00 110 110 |       |     |     |         |      |     |     |       |        |                          |   |   |   |       |   |   |
| Dulu              |               | <d></d>    |       |     |     |         |      |     |     |       |        |                          |   |   |   |       |   |   |
|                   | LD (IY + d),m | 11 111 101 | S     |     | D   |         |      |     |     | 4     | 15     | m→(IY + d) <sub>M</sub>  | • | • | • | •     | • | • |
|                   |               | 01 110 g   |       |     |     |         |      |     |     |       |        |                          |   |   |   |       |   |   |
|                   |               | <d></d>    |       |     |     |         |      |     |     |       |        |                          |   |   |   |       |   |   |
|                   |               | <m></m>    |       |     |     |         |      |     |     |       |        |                          |   |   |   |       |   |   |
|                   | LD (HL),g     | 01 110 g   |       |     |     | s       | D    |     |     | 1     | 7      | gr→(HL) <sub>M</sub>     | • | • | • | •     | • | • |
|                   | LD (IX + d),g | 11 011 101 |       |     | D   | s       |      |     |     | 3     | 15     | gr→(IX+d) <sub>M</sub>   | • | • | • | •     | • | • |
|                   |               | 01 110 g   |       |     |     |         |      |     |     |       |        |                          |   |   |   |       |   |   |
|                   |               | <d></d>    |       |     |     |         |      |     |     |       |        |                          |   |   |   |       |   |   |
|                   | LD (IY + d),g | 11 111 101 |       |     | D   | s       |      |     |     | 3     | 15     | gr→(IY + d) <sub>M</sub> | • | • | • | •     | • | • |
|                   |               | 01 110 g   |       |     |     |         |      |     |     |       |        |                          |   |   |   |       |   |   |
|                   |               | <d></d>    |       |     |     |         |      |     |     |       |        |                          |   |   |   |       | 1 | l |

### Table 41.8-Bit Load (Continued)

Table 42.16-Bit Load

|                   |           |            |       |     |     |         |      |     |     |       |        |                    |   |   | FI | ags |   |   |
|-------------------|-----------|------------|-------|-----|-----|---------|------|-----|-----|-------|--------|--------------------|---|---|----|-----|---|---|
|                   |           |            |       |     | Add | lressir | ng   |     |     |       |        |                    | 7 | 6 | 4  | 2   | 1 | 0 |
| Operation<br>Name | Mnemonics | Op Code    | Immed | Ext | Ind | Reg     | Regl | Imp | Rel | Bytes | States | Operation          | s | z | н  | P/V | N | с |
| Load              | LD ww,mn  | 00 ww0 001 | S     |     |     | D       |      |     |     | 3     | 9      | mn→ww <sub>R</sub> | • | • | •  | •   | • | • |
| Data              |           | <n></n>    |       |     |     |         |      |     |     |       |        |                    |   |   |    |     |   |   |
|                   |           | <m></m>    |       |     |     |         |      |     |     |       |        |                    |   |   |    |     |   |   |
|                   | LD IX,mn  | 11 011 101 | S     |     |     |         |      | D   |     | 4     | 12     | mn→IX <sub>R</sub> | • | • | •  | •   | • | • |
|                   |           | 00 100 001 |       |     |     |         |      |     |     |       |        |                    |   |   |    |     |   |   |
|                   |           | <n></n>    |       |     |     |         |      |     |     |       |        |                    |   |   |    |     |   |   |
|                   |           | <m></m>    |       |     |     |         |      |     |     |       |        |                    |   |   |    |     |   |   |





250

### ww (L0 = ALL) BC DE HL SP $G(L0 = 0 \sim 7)$ В D Н В D Н HI 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 LO 0 2 4 5 7 8 9 Α в С D Е F 1 3 6 0000 IN0 g, (m) IN g, (C) LDI LDIR 0 0 0001 OUT0 (m),g OUT (C),g CPI CPIR 1 1 SBC HL, ww INIR INI 2 0010 2 OTIM OTIM 0011 3 LD (mn), ww OUTI OTIR 3 R 0100 4 TST g TST NEG TST m TSTIO 4 (HL) m 0101 5 RETN 5 0110 6 IM 0 IM 1 SLP 6 LD I,A LD A,I RRD 7 0111 7 1000 IN0 g, (m) IN g, (C) LDD LDDR 8 8 9 1001 OUT0 (m), g OUT (C), g CPD CPDR 9 A ADC HL,ww IND INDR 1010 А OTD в 1011 В LD ww, (mn) OTD OUTD OTDR М MR 1100 С TST g MLT ww С 1101 D RETI D 1110 Е IM 2 Е 1111 LDR, LD A,R RLD F F А 4 5 9 В С D Е F 0 2 3 6 7 8 А С Е L А С Е L А $g(L0 = 8 \sim F)$

### Table 50. 2nd Op Code Map Instruction Format: ED XX



### 293

## **I/O Registers**

### **INTERNAL I/O REGISTERS**

By programming IOA7 and IOA6 as the I/O control register, internal I/O register addresses are relocatable within ranges from 0000H to 00FFH in the I/O address space.

| Register                              | Mnemonics | Addre | ess                                      |   |   |  | Re   | marl                              | KS                                  |                                  |                      |                           |
|---------------------------------------|-----------|-------|--|---|---|--|--|-----------------------------------|-------------------------------------|----------------------------------|----------------------|---------------------------|
| ASCI Control Register A<br>Channel 0: | CNTLA0    | 0 0   | bit<br>during RI                         | bit<br>during RESET   | MPE<br>0  | RE   | TE<br>0  | RTS0                              | MPBR/<br>EFR                        | MOD2                             | MOD1                 | MOD0                      |
|                                       |           |       | R/W                                      | r   | R/W   | R/W  | R/W  | R/W                               | R/W                                 | R/W                              | R/W                  | R/W                       |
|                                       |           |       |  |   |   | Multi Proc   | Receive En   | Re<br>Transmit E<br>nable<br>able | Mult<br>Erro<br>quest to S<br>nable | ti Process<br>r Flåg Re<br>end   | or Bit Red           | IODE Selection            |
| ASCI Control Register A<br>Channel 1: | CNTLA1    | 0 1   | bit                                      |   | MPE   | RE   | TE   | CKAI                              | D MPBR<br>EFR                       | MOD                              | 2 MOD                | I MOD0                    |
|                                       |           |       | during R                                 | ESET  | 0   | 0  | 0  | 1                                 | invalid                             | 0                                | 0                    | 0                         |
|                                       |           |       | R/W                                      | V   | R/W   | R/W  | R/W  | R/W                               | R/W                                 | R/W                              | R/W                  | R/W                       |
|                                       |           |       |  |   |   | I Multi Pro  | Receive En   | Gransmit E<br>nable<br>able       | L M<br>Er<br>CKA1 Dis<br>nable      | ulti Proce<br>ror Flag l<br>able | essor Bit F<br>Reset | MODE Selectic<br>Receive/ |
|                                       |           |       | MOD 2<br>0<br>0<br>0<br>1<br>1<br>1<br>1 | 1 0<br>0 0 S<br>0 1 S<br>1 0 S<br>1 1 S<br>0 0 S<br>0 1 S<br>1 0 S<br>1 1 S | tart + 7 bi $tart + 7 bi tart + 7 bi tart + 7 bi tart + 7 bi tart + 8 bi$ | it Data + 1<br>it Data + 2<br>it Data + P<br>it Data + P<br>it Data + 1<br>it Data + 2<br>it Data + P<br>it Data + P | Stop<br>Stop<br>arity + 1 s<br>arity + 2 s<br>Stop<br>Stop<br>arity + 1 s<br>arity + 2 s | Stop<br>Stop<br>Stop<br>Stop      |                                     |                                  |                      |                           |

### Table 57. Internal I/O Registers



| Register                                  | Mnemonics | A | Address |        |       |       |          | R         | ema              | arks                     | 5                |         |          |             |
|---|-----------|---|---------|--------|-------|-------|----------|-----------|------------------|--------------------------|------------------|---------|----------|-------------|
| ASCI Transmit Data<br>Register Channel 0: | TDR0      | 0 | 6       |        |       |       |          |           |                  |                          |                  |         |          |             |
| ASCI Transmit Data<br>Register Channel 1: | TDR1      | 0 | 7       |        |       |       |          |           |                  |                          |                  |         |          |             |
| ASCI Receive Data<br>Register Channel 0:  | TSR0      | 0 | 8       |        |       |       |          |           |                  |                          |                  |         |          |             |
| ASCI Receive Data<br>Register Channel 1:  | TSR1      | 0 | 9       |        |       |       |          |           |                  |                          |                  |         |          |             |
| CSI/O Control Register:                   | CNTR      | 0 | А       | b      | it    | EF    | E        | E RE      |                  | TE                       | _                | SS2     | SS1      | SS0         |
|   |           |   |         | during | RESET | 0     | 0        | 0         |                  | 0                        | 1                | 1       | 1        | 1           |
|   |           |   |         | R/     | W     | R     | R/V      | V R/V     | / F              | R/W                      |                  | R/W     | R/W      | R/W         |
|   |           |   |         |        |       |       | - End Fl | — End In  | —Rece<br>terrupt | Tr.<br>eive En<br>Enable | ansmit I<br>able | Inable  | <u> </u> | ipeed Selec |
|   |           |   |         |        | SS2   | 210   | Bau      | id Rate   | 1                | SS2                      | 10               | Baud R  | ate      |             |
|   |           |   |         | -      | (     | 0 0 0 | Phi ÷    | 20        |                  | 1                        | 0 0              | Phi ÷   | 320      |             |
|   |           |   |         |        | (     | 0 1   | ÷        | 40        |                  | 1                        | 0 1              | ÷       | 640      |             |
|   |           |   |         |        | (     |       | ÷<br>÷   | 80<br>160 |                  | 1                        | 10               | ÷ 1     | 280      |             |
|   |           |   |         |        | (     | ) 1 1 | ÷        | 160       |                  | 1                        | 1 1              | Externa | 1        |             |

frequency < ÷ 20)

| Table 57. In | ternal I/O | <b>Registers</b> ( | (Continued) |
|--------------|------------|--------------------|-------------|
|--------------|------------|--------------------|-------------|



298

| Register  | Mnemonics | A | ddress | Remarks   |     |
|---|-----------|---|--------|---|-----|
| Timer Data Register                             | TMDR1L    | 1 | 4      |   |     |
| Timer Data Register<br>Channel 1H:              | TMDR1H    | 1 | 5      |   |     |
| Timer Reload Register<br>Channel 1L             | RLDR1L    | 1 | 6      |   |     |
| Timer Reload Register<br>Channel 1H:            | RLDR1H    | 1 | 7      |   |     |
| Free Running Counter:                           | FRC       | 1 | 8      | Read only   |     |
| DMA Source Address<br>Register Channel 0L:      | SAR0L     | 2 | 0      |   |     |
| DMA Source Address<br>Register Channel 0H:      | SAR0H     | 2 | 1      |   |     |
| DMA Source Address<br>Register Channel 0B:      | SAR0B     | 2 | 2      | Bits 0-2 (3) are used for SAR0B DMA Transfer Request A <sub>19</sub> *, A <sub>18</sub> , A <sub>17</sub> , A <sub>16</sub>                               | t   |
| DMA Destination Address<br>Register Channel 0L: | DAR0L     | 2 | 3      | $\begin{array}{cccc} X & X & 0 & 0 & & & & \\ \overline{X} & X & 0 & 1 & & & \\ X & X & 1 & 0 & & & & \\ \overline{X} & X & 1 & 0 & & & & \\ \end{array}$ | al) |
| DMA Destination Address<br>Register Channel 0H: | DAR0H     | 2 | 4      | X X I I Not used  |     |
| DMA Destination Address<br>Register Channel 0B: | DAR0B     | 2 | 5      | Bits 0-2 (3) are used for DAR0B DMA Transfer Request A <sub>19</sub> *, A <sub>18</sub> , A <sub>17</sub> , A <sub>16</sub>                               | st  |
| DMA Byte Count Register<br>Channel 0L:          | BCROL     | 2 | 6      | X X 0 0 DREQ <sub>0</sub> (extern<br>X X 0 1 TDR0 (ASCI0)<br>X X 1 0 TDR1 (ASCI1  | al) |
| DMA Byte Count Register<br>Channel 0H:          | BCROH     | 2 | 7      | X X 1 1 Not used  |     |
| DMA Memory Address<br>Register<br>Channel 1L:   | MAR1L     | 2 | 8      |   |     |
| DMA Memory Address<br>Register<br>Channel 1H:   | MAR1H     | 2 | 9      |   |     |

### Table 57. Internal I/O Registers (Continued)

\* In the R1 and Z mask, these DMAC registers are expanded from 4 bits to 3 bits in the package version of CP-68.