



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details		
Product Status	Obsolete	
Core Processor	PIC	
Core Size	8-Bit	
Speed	4MHz	
Connectivity	-	
Peripherals	POR, WDT	
Number of I/O	13	
Program Memory Size	896B (512 x 14)	
Program Memory Type	OTP	
EEPROM Size	-	
RAM Size	80 x 8	
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V	
Data Converters	•	
Oscillator Type	External	
Operating Temperature	-40°C ~ 125°C (TA)	
Mounting Type	Surface Mount	
Package / Case	20-SSOP (0.209", 5.30mm Width)	
Supplier Device Package	20-SSOP	
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc554-04e-ss	

Special Microcontroller Features:

- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code protection
- · Power saving SLEEP mode
- · Selectable oscillator options
- Serial in-circuit programming (via two pins)
- Four user programmable ID locations

Note: For additional information on enhancements, see Appendix A

CMOS Technology:

- Low power, high speed CMOS EPROM technology
- · Fully static design
- Wide operating voltage range
 - 2.5V to 5.5V
- Commercial, Industrial and Extended temperature range
- Low power consumption
 - < 2.0 mA @ 5.0V, 4.0 MHz
 - 15 μA typical 3.0V, 32 kHz
 - < 1.0 μ A typical standby current @ 3.0V

Device Differences

Device	Voltage Range	Oscillator
PIC16C554	2.5 - 5.5	(Note 1)
PIC16C557	2.5 - 5.5	(Note 1)
PIC16C558	2.5 - 5.5	(Note 1)

Note 1: If you change from this device to another device, please verify oscillator characteristics in your application.

Table of Contents

1.0 General Description	
2.0 PIC16C55X Device Varieties	7
3.0 Architectural Overview	9
4.0 Memory Organization	
5.0 I/O Ports	23
6.0 Special Features of the CPU	31
7.0 Timer0 Module	47
8.0 Instruction Set Summary	53
8.0 Instruction Set Summary	67
10.0 Electrical Specifications	73
11.0 Packaging Information	87
Appendix A: Enhancements	97
Appendix B: Compatibility	97
Index	99
On-Line Support	101
Systems Information and Upgrade Hot Line	101
Reader Response	102
Product Identification System	103

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

PIC16C55X

TABLE 1-1: PIC16C55X FAMILY OF DEVICES

		PIC16C554	PIC16C557	PIC16C558
Clock	Maximum Frequency of Operation (MHz)	20	20	20
Memory	EPROM Program Memory (x14 words)	512	2K	2K
	Data Memory (bytes)	80	128	128
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0
	Interrupt Sources	3	3	3
	I/O Pins	13	22	13
Features	Voltage Range (Volts)	2.5-5.5	2.5-5.5	2.5-5.5
· oatai oo	Brown-out Reset	_	_	_
	Packages	18-pin DIP, SOIC; 20-pin SSOP	28-pin DIP, SOIC; 28-pin SSOP	18-pin DIP, SOIC, SSOP

All PIC® Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C55X Family devices use serial programming with clock pin RB6 and data pin RB7.

TABLE 3-1: PIC16C55X PINOUT DESCRIPTION

	Pin Number		Pin Buffer				
Name	PDIP	SOIC	SSOP	T.ma T.ma		Description	
OSC1/CLKIN	16	16	18	I	ST/CMOS	Oscillator crystal input/external clock source output.	
OSC2/CLKOUT	15	15	17	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.	
MCLR/VPP	4	4	4	I/P	ST	Master clear (Reset) input/programming voltage input. This pin is an active low RESET to the device.	
RA0	17	17	19	I/O	ST	Bi-directional I/O port	
RA1	18	18	20	I/O	ST	Bi-directional I/O port	
RA2	1	1	1	I/O	ST	Bi-directional I/O port	
RA3	2	2	2	I/O	ST	Bi-directional I/O port	
RA4/T0CKI	3	3	3	I/O	ST	Bi-directional I/O port or external clock input for TMR0. Output is open drain type.	
RB0/INT	6	6	7	I/O	TTL/ST ⁽¹⁾	Bi-directional I/O port can be software programmed for internal weak pull-up. RB0/INT can also be selected as an external interrupt pin.	
RB1	7	7	8	I/O	TTL	Bi-directional I/O port can be software programmed for internal weak pull-up.	
RB2	8	8	9	I/O	TTL	Bi-directional I/O port can be software programmed for internal weak pull-up.	
RB3	9	9	10	I/O	TTL	Bi-directional I/O port can be software programmed for internal weak pull-up.	
RB4	10	10	11	I/O	TTL	Bi-directional I/O port can be software programmed for internal weak pull-up. Interrupt-on-change pin.	
RB5	11	11	12	I/O	TTL	Bi-directional I/O port can be software programmed for internal weak pull-up. Interrupt-on-change pin.	
RB6	12	12	13	I/O	TTL/ST ⁽²⁾	Bi-directional I/O port can be software programmed for internal weak pull-up. Interrupt-on-change pin. Serial programming clock.	
RB7	13	13	14	I/O	TTL/ST ⁽²⁾	Bi-directional I/O port can be software programmed for internal weak pull-up. Interrupt-on-change pin. Serial programming data.	
RC0 ⁽³⁾	18	18	18	I/O	TTL	Bi-directional I/O port input buffer.	
RC1 ⁽³⁾	19	19	19	I/O	TTL	Bi-directional I/O port input buffer.	
RC2 ⁽³⁾	20	20	20	I/O	TTL	Bi-directional I/O port input buffer.	
RC3 ⁽³⁾	21	21	21	I/O	TTL	Bi-directional I/O port input buffer.	
RC4 ⁽³⁾	22	22	22	I/O	TTL	Bi-directional I/O port input buffer.	
RC5 ⁽³⁾	23	23	23	1/0		Bi-directional I/O port input buffer.	
RC6 ⁽³⁾					TTL	· ·	
	24	24	24	1/0	TTL	Bi-directional I/O port input buffer.	
RC7 ⁽³⁾	25	25	25	I/O	TTL	Bi-directional I/O port input buffer.	
Vss	5	5	5,6	Р	_	Ground reference for logic and I/O pins.	
VDD	14	14	15,16	P O = Input	_	Positive supply for logic and I/O pins.	

Legend:

O = Output

I/O = Input/output

P = Power

— = Not used TTL = TTL input I = Input

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: PIC16C557 only.

4.2.2.2 OPTION Register

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note 1: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT (PSA = 1).

REGISTER 4-2: OPTION REGISTER (ADDRESS 81H)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit7							bit0

bit 7 RBPU: PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin

0 = Interrupt on falling edge of RB0/INT pin

bit 5 TOCS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4 T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3 **PSA**: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 **PS2:PS0**: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1 · 256	1 · 128

-			
ı	\sim	n	۱ ۸۰
	$\Delta \cap$	ıΔr	va:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

CONFIGURATION WORD REGISTER 6-1:

CP1 CP0 CP1 CP0 CP1 CP0 Reserved CP1 CP0 **PWRTE** WDTE F0SC1 F0SC0

bit 13 bit 0

CP<1:0>: Code protection bits⁽¹⁾ bit 13-8

11 = Program Memory code protection off 10 = 0400h - 07FFh code protected 01 = 0200h - 07FFh code protected bit 5-4

11 = 0000h - 07FFh code protected

bit 7 Unimplemented: Read as '1'

Reserved: Do not use bit 6

PWRTE: Power-up Timer Enable bit bit 3

1 = PWRT disabled 0 = PWRT enabled

bit 2 WDTE: Watchdog Timer Enable bit

> 1 = WDT enabled 0 = WDT disabled

FOSC1:FOSC0: Oscillator Selection bits bit 1-0

11 = RC oscillator

10 = HS oscillator

01 = XT oscillator

00 = LP oscillator

Note 1: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

6.2 Oscillator Configurations

6.2.1 OSCILLATOR TYPES


The PIC16C55X can be operated in four different oscillator options. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

6.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 6-1). The PIC16C55X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (Figure 6-2).

FIGURE 6-1: CRYSTAL OPERATION
(OR CERAMIC
RESONATOR) (HS, XT OR
LP OSC
CONFIGURATION)



- Note 1: A series resistor may be required for AT strip cut crystals.
 - 2: See Table 6-1 and Table 6-2 for recommended values of C1 and C2.

FIGURE 6-2: EXTERNAL CLOCK INPUT
OPERATION (HS, XT OR
LP OSC
CONFIGURATION)




TABLE 6-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS (PRELIMINARY)

Ranges			
Mode	Freq	OSC1(C1)	OSC2(C2)
XT	455 kHz	22 - 100 pF	22 - 100 pF
	2.0 MHz	15 - 68 pF	15 - 68 pF
	4.0 MHz	15 - 68 pF	15 - 68 pF
HS	8.0 MHz	10 - 68 pF	10 - 68 pF
	16.0 MHz	10 - 22 pF	10 - 22 pF

Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult with the resonator manufacturer for appropriate values of external components.

TABLE 6-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR (PRELIMINARY)

(
Mode	Freq	OSC1(C1)	OSC2(C2)		
LP	32 kHz	68 - 100 pF	68 - 100 pF		
	200 kHz	15 - 30 pF	15 - 30 pF		
XT	100 kHz	68 - 150 pF	150 - 200 pF		
	2 MHz	15 - 30 pF	15 - 30 pF		
	4 MHz	15 - 30 pF	15 - 30 pF		
HS	8 MHz	15 - 30 pF	15 - 30 pF		
	10 MHz	15 - 30 pF	15 - 30 pF		
	20 MHz	15 - 30 pF	15 - 30 pF		

Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid over-driving crystals with low-drive level specification. Since each crystal has its own characteristics, the user should consult with the crystal manufacturer for appropriate values of external components.

6.4 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST)

6.4.1 POWER-ON RESET (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.6V - 1.8V). To take advantage of the POR, just tie the $\overline{\text{MCLR}}$ pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Electrical Specifications for details.

The POR circuit does not produce internal RESET when VDD declines.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For additional information, refer to Application Note AN607 "Power-up Trouble Shooting".

6.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) timeout on power-up only, from POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, PWRTE can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-Up Time delay will vary from chip to chip and due to VDD, temperature and process variation. See DC parameters for details.

6.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-Up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST timeout is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

6.4.4 TIMEOUT SEQUENCE

On power-up, the timeout sequence is as follows: First PWRT timeout is invoked after POR has expired, then OST is activated. The total timeout will vary based on oscillator configuration and PWRTE bit status. For example, in RC mode with PWRTE bit erased (PWRT disabled), there will be no timeout at all. Figure 6-7, Figure 6-8 and Figure 6-9 depict timeout sequences.

Since the timeouts occur from the POR pulse, if MCLR is kept low long enough, the timeouts will expire. Then bringing MCLR high will begin execution immediately (see Figure 6-8). This is useful for testing purposes or to synchronize more than one PIC16C55X device operating in parallel.

Table 6-5 shows the RESET conditions for some special registers, while Table 6-6 shows the RESET conditions for all the registers.

7.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 7-1) must be executed when changing the prescaler assignment from Timer0 to WDT. Lines 5-7 are required only if the desired postscaler rate is 1:1 (PS<2:0> = 000) or 1:2 (PS<2:0> = 001).

EXAMPLE 7-1: CHANGING PRESCALER (TIMER0→WDT)

I	BCF	STATUS, RP0	;Skip if already in
			;Bank 0 CLRWDT Clear WDT
	CLRF	TMR0	;Clear TMR0 & Prescaler
	BSF	STATUS, RP0	;Bank 1
	MOVLW	'00101111'b	;These 3 lines (5, 6, 7)
	MOVWF	OPTION	;Are required only if
			;Desired PS<2:0> are
			;CLRWDT 000 or 001
	MOVLW	'00101xxx'b	;Set Postscaler to
	MOVWF	OPTION	;Desired WDT rate
	BCF	STATUS, RP0	;Return to Bank 0
ı			

To change prescaler from the WDT to the TMR0 module use the sequence shown in Example 7-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 7-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT		;Clear WDT and
		;prescaler
BSF	STATUS, RP0	
MOVLW	b'xxxx0xxx'	;prescale value and
MOVWF	OPTION	clock source
MOVWE	OPIION	
BCF	STATUS, RPO	

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other RESETS
01h	TMR0	Timer0 m	odule's registe	r						xxxx xxxx	uuuu uuuu
0Bh/8Bh	INTCON	GIE	Reserved	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000x
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: — = Unimplemented locations, read as '0',

Note 1: Shaded bits are not used by TMR0 module.

PIC16C55X

BCF	Bit Clea	ar f				
Syntax:	[label]	BCF f	,b			
Operands:	$0 \le f \le 127$ $0 \le b \le 7$					
Operation:	$0 \rightarrow (f < l)$	b>)				
Status Affected:	None					
Encoding:	01	00bb	bfff	ffff		
Description:	Bit 'b' in re	gister 'f' is	cleared.			
Words:	1					
Cycles:	1					
Example	BCF	FLAG_F	REG, 7			
	After Inst	G_REG	= 0x	C7 47		

BSF	Bit Set	f				
Syntax:	[label] BSF f,b					
Operands:	$0 \le f \le 127$ $0 \le b \le 7$					
Operation:	$1 \rightarrow (f < b >)$					
Status Affected:	None					
Encoding:	01	01bb	bfff	ffff		
Description:	Bit 'b' in register 'f' is set.					
Words:	1					
Cycles:	1					
Example	BSF	FLAG_F	REG,	7		
	Before Instruction					
	$FLAG_REG = 0x0A$					
	After Instruction					
	$FLAG_REG = 0x8A$					

BTFSC	Bit Test, Skip if Clear						
Syntax:	[label] BTFSC f,b						
Operands:	$0 \le f \le 127$ $0 \le b \le 7$						
Operation:	skip if $(f < b >) = 0$						
Status Affected:	None						
Encoding:	01 10bb bfff ffff						
Description:	If bit 'b' in register 'f' is '0' then the next instruction is skipped. If bit 'b' is '0' then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a two-cycle instruction.						
Words:	1						
Cycles:	1(2)						
Example	HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CODE TRUE • • •						
	Before Instruction						
	PC = address HERE						
	After Instruction						
	if $FLAG<1>=0$,						
	PC = address TRUE if FLAG<1> = 1,						
	PC = address FALSE						

BTFSS	Bit Test f, Skip if Set				
Syntax:	[label] B	TFSS f,l)		
Operands:	$0 \le f \le 127$ $0 \le b < 7$				
Operation:	skip if (f<	b>) = 1			
Status Affected:	None				
Encoding:	01	11bb	bfff	ffff	
Description:	instruction If bit 'b' is ' fetched du execution,	register 'f' is is skipped 1', then the uring the cuis discardenstead, mauction.	next instrurent instrued and a No	uction iction OP is	
Words:	1				
Cycles:	1(2)				
Example	HERE FALSE TRUE	BTFSS GOTO •	FLAG,1	S_CODE	
	Before In	struction			
	PC	= ad	dress нег	RE	
	PC = if FL	AG<1> = 0 = add AG<1> =	ress fal		

CALL	Call Sul	broutine)			
Syntax:	[label] CALL k					
Operands:	$0 \leq k \leq 2047$					
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>					
Status Affected:	None					
Encoding:	10	0kkk	kkkk	kkkk		
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.					
Words:	1					
Cycles:	2					
Example	HERE	CALL	THERE			
	Before In:	struction				
	PC	= Add	lress her	E		
	After Instruction					
	PC	= Add	lress THE	RE		
	TOS	= Add	lress her	E+1		

CLRF	Clear f					
Syntax:	[label] CLRF f					
Operands:	$0 \leq f \leq 127$					
Operation:	$00h \to (f)$ $1 \to Z$					
Status Affected:	Z					
Encoding:	00	0001	1fff	ffff		
Description:	The contents of register 'f' are cleared and the Z bit is set.					
Words:	1					
Cycles:	1					
Example	CLRF	FLAG_F	REG			
	Before Instruction FLAG REG=0x5A					
	After Instruction					
	FLAG_REG=0x00					
	Z	=	1			

Decrem	nent f, S	kip if 0			
[label]	DECFS	Z f,d			
$0 \le f \le 127$ $d \in [0,1]$					
(f) - 1 \rightarrow (dest); skip if result = 0					
None					
00	1011	dfff	ffff		
The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.					
1					
1(2)					
HERE		-	•		
CONTINU	JE • •				
Before In:	struction	1			
PC	= addr	ess HERE	ŀ		
After Insti	ruction				
if CNT PC	= 0, = add ≠ 0,	ress CON'			
	$ [\ label \] \\ 0 \le f \le 12 \\ d \in [0,1] \\ (f) - 1 \to (0) \\ None \\ \hline 00 \\ The content decrement placed in the result is plaif the result which is all A NOP is entwo-cycle in the two-cycle in the result which is all A NOP is entwo-cycle in the result which is all A NOP i$	$ [\ label] \ \ DECFS2 \\ 0 \leq f \leq 127 \\ d \in [0,1] \\ (f) -1 \rightarrow (dest); \\ None \\ \hline 00 $	$d \in [0,1]$ $(f) - 1 \rightarrow (dest); skip \ if \ re$ $None$ $00 \qquad 1011 \qquad dfff$ The contents of register 'f' are decremented. If 'd' is 0 the resplaced in the W register. If 'd' is result is placed back in register. If 'd' is placed back in register. If 'd' is already fetched, is displaced back in stead mature. If the result is 0, the next instruction is already fetched, is displaced in the place of the result is 0, the next instruction is already fetched, is displaced in the result is 0, the next instruction. 1 $1(2)$ $HERE \qquad DECFSZ \qquad CNT \qquad GOTO \qquad LOCONTINUE \qquad \bullet \qquad \bullet$ $\bullet \qquad \bullet \qquad \bullet$ $\bullet \qquad \bullet \qquad \bullet$ Before Instruction $PC \qquad = \text{address HERE}$ $After Instruction$ $CNT \qquad = CNT - 1 \qquad \text{if CNT} \qquad = 0,$ $PC \qquad = \text{address CONTIFUE} \qquad \bullet \qquad \bullet$ $I \qquad I \qquad$		

GOTO	Unconditional Branch						
Syntax:	[label] GOTO k						
Operands:	$0 \leq k \leq 2047$						
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>						
Status Affected:	None						
Encoding:	10 1kkk kkkk kkkk						
Description:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.						
Words:	1						
Cycles:	2						
Example	GOTO THERE						
	After Instruction						
	PC = Address THERE						
INCF	Increment f						
Syntax:	Increment f [label] INCF f,d						
_							
Syntax:	[$label$] INCF f,d $0 \le f \le 127$						
Syntax: Operands:	[$label$] INCF f,d $0 \le f \le 127$ $d \in [0,1]$						
Syntax: Operands: Operation:	[label] INCF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) + 1 \rightarrow (dest)$						
Syntax: Operands: Operation: Status Affected:	[$label$] INCF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) + 1 \rightarrow (dest)						
Syntax: Operands: Operation: Status Affected: Encoding:	[label] INCF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) + 1 → (dest) Z 00 1010 dfff ffff The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the						
Syntax: Operands: Operation: Status Affected: Encoding: Description:	[label] INCF f,d $0 \le f \le 127$ d ∈ [0,1] (f) + 1 → (dest) Z						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	[label] INCF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) + 1 \rightarrow (dest)$ Z $00 \qquad 1010 \qquad dfff \qquad ffff$ The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. 1						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[label] INCF f,d $0 \le f \le 127$ d ∈ [0,1] (f) + 1 → (dest) Z						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	$ [\ \textit{label} \] \text{INCF} f,d \\ 0 \leq f \leq 127 \\ d \in [0,1] \\ (f) + 1 \rightarrow (\text{dest}) \\ Z \\ \hline $						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	[label] INCF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) + 1 \rightarrow (dest)$ Z $00 1010 dfff ffff$ The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. 1 INCF CNT, 1 Before Instruction $CNT = 0xFF$ $Z = 0$						
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	$ [\ label \] INCF f,d \\ 0 \leq f \leq 127 \\ d \in [0,1] \\ (f) + 1 \rightarrow (dest) \\ Z \\ \hline $						

INCFSZ	Increment f, Skip if 0						
Syntax:	[label] INCFSZ f,d						
Operands:	$0 \le f \le 127$ $d \in [0,1]$						
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0						
Status Affected:	None						
Encoding:	00 1111 dfff ffff						
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.						
Words:	1						
Cycles:	1(2)						
Example	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • • •						
	Before Instruction						
	PC = address HERE						
	After Instruction						
	CNT = CNT + 1						
	if CNT = 0,						
	PC = address CONTINUE if CNT ≠ 0.						
	PC = address HERE +1						

IORWF	Inclusiv	e OR W	/ with f	
Syntax:	[label]	IORWF	f,d	
Operands:	$0 \le f \le 12$ $d \in [0,1]$	7		
Operation:	(W) .OR.	$(f) \rightarrow (de)$	est)	
Status Affected:	Z			
Encoding:	00	0100	dfff	ffff
Description:	Inclusive C register 'f'. in the W re placed bac	If 'd' is 0 t egister. If '	he result is d' is 1 the	placed
Words:	1			
Cycles:	1			
Example	IORWF		RESULT	, 0
	Before In	struction		
	RES	ULT = (0x13	
	W	= 0)x91	
	After Inst	ruction		
	RES	ULT = ()x13	
	W	= ()x93	
	Z	= 1	l	

IORLW	Inclusive OR Literal with W						
Syntax:	[label]	IORLV	/ k				
Operands:	$0 \leq k \leq 255$						
Operation:	(W) .OR. $k \rightarrow (W)$						
Status Affected:							
Encoding:	11	1000	kkkk	kkkk			
Description:	The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register.						
Words:	1						
Cycles:	1						
Example	IORLW	0x35					
	Before In	structio	n				
	W	=	0x9A				
	After Instruction						
	W	=	0xBF				
	Z	=	1				

Move Literal to W				
[label] MOVLW k				
$0 \leq k \leq 255$				
$k \rightarrow (W)$				
None				
11 00xx kkkk kkkk				
The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.				
1				
1				
MOVLW 0x5A				
After Instruction W = 0x5A				

RRF	Rotate Right f through Carry	SUBLW	Subtract W from Literal
Syntax:	[label] RRF f,d	Syntax:	[label] SUBLW k
Operands:	$0 \leq f \leq 127$	Operands:	$0 \leq k \leq 255$
	d ∈ [0,1]	Operation:	$k - (W) \rightarrow (W)$
Operation:	See description below	Status	C, DC, Z
Status Affected:	С	Affected:	
Encoding:	00 1100 dfff ffff	Encoding:	11 110x kkkk kkkk
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in	Description:	The W register is subtracted (2's complement method) from the eight bit literal 'k'. The result is placed in the W register.
	the W register. If 'd' is 1 the result is	Words:	1
	placed back in register 'f'.	Cycles:	1
	C Register f	Example 1:	SUBLW 0x02
Words:	1		Before Instruction
Cycles:	1		W = 1
Example	RRF REG1,0		C = ?
	Before Instruction		After Instruction
	REG1 = 1110 0110		W = 1
	C = 0		C = 1; result is positive
	After Instruction	Example 2:	Before Instruction
	REG1 = 1110 0110 W = 0111 0011		W = 2
	$\mathbf{C} = 0$		C = ?
	- 0		After Instruction
			W = 0
SLEEP			C = 1; result is zero
Syntax:	[label SLEEP	Example 3:	Before Instruction
]		W = 3
Operands:	None		C = ?
Operation:	$00h \rightarrow WDT,$		After Instruction
	0 → WDT prescaler, 1 → TO,		W = 0xFF
	$0 \rightarrow \overline{PD}$		C = 0; result is nega- tive
Status Affected:	TO, PD		
Encoding:	00 0000 0110 0011		
Description:	The power-down status bit, PD is cleared. Timeout status bit, TO is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See Section 6.8 for more details.		
Words:	1		
Cycles:	1		
Example:	SLEEP		

SUBWF	Subtract W from f							
Syntax:	[label] SUBWF f,d							
Operands:	$0 \le f \le 127$ $d \in [0,1]$							
Operation:	(f) - (W) \rightarrow (dest)							
Status Affected:	C, DC, Z							
Encoding:	00 0010 dfff ffff							
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.							
Words:	1							
Cycles:	1							
Example 1:	SUBWF REG1,1							
	Before Instruction							
	REG1 = 3							
	W = 2							
	C = ?							
	After Instruction							
	REG1 = 1							
	W = 2							
Evennle 2	C = 1; result is positive							
Example 2:	Before Instruction							
	REG1 = 2 W = 2							
	C = ?							
	After Instruction							
	REG1 = 0							
	W = 2							
	C = 1; result is zero							
Example 3:	Before Instruction							
	REG1 = 1							
	W = 2							
	C = ?							
	After Instruction							
	REG1 = 0xFF							
	W = 2							
	C = 0; result is negative							

SWAPF	Swap Nibbles in f					
Syntax:	[label] SWAPF f,d					
Operands:	$0 \le f \le 127$ d $\in [0,1]$					
Operation:	$(f<3:0>) \rightarrow (dest<7:4>),$ $(f<7:4>) \rightarrow (dest<3:0>)$					
Status Affected:	None					
Encoding:	00 1110 dfff ffff					
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.					
Words:	1					
Cycles:	1					
Example	SWAPF REG, 0					
	Before Instruction					
	REG1 = 0xA5					
	After Instruction					
	REG1 = 0xA5					
	W = 0x5A					

TRIS	Load TRIS Register					
Syntax:	[label] TRIS f					
Operands:	$5 \leq f \leq 7$					
Operation:	$(W) \rightarrow TR$	IS regis	ter f;			
Status Affected:	None					
Encoding:	00 0000 0110 Offf					
	compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.					
Words:	1					
Cycles:	1					
Example						
	To maintain upward compatibility with future PIC MCU products, do not use this instruction.					

10.1 DC Characteristics: PIC16C55X-04 (Commercial, Industrial, Extended) PIC16C55X-20 (Commercial, Industrial, Extended) HCS1365-04 (Commercial, Industrial, Extended)

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial and **DC Characteristics** $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial and $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended **Param** Sym Characteristic Min Typ† Max Units **Conditions** No. Power-Down Current⁽³⁾ D020 IPD 16LC55X 0.7 2 μΑ VDD = 3.0V, WDT disabled 16C55X 1.0 2.5 VDD = 4.0V. WDT disabled μΑ (+85°C to +125°C) 15 μΑ WDT Current⁽⁵⁾ $\Delta IWDT$ 16LC55X 15 VDD = 3.0V6.0 цΑ μΑ VDD = 4.0V16C55X 6.0 20 (+85°C to +125°C)

- † Data is "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active Operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins configured as input, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins configured as input and tied to VDD or Vss.
 - **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
 - 5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

^{*} These parameters are characterized but not tested.

TABLE 10-2: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter #	Sym	Characteristic	Min	Тур†	Max	Units
10*	TosH2ckL	OSC1 [↑] to CLKOUT↓ ⁽¹⁾		75 —	200 400	ns ns
11*	TosH2ckH	OSC1 [†] to CLKOUT [†] (1)	_	75 —	200 400	ns ns
12*	TckR	CLKOUT rise time ⁽¹⁾	_	35 —	100 200	ns ns
13*	TckF	CLKOUT fall time ⁽¹⁾		35 —	100 200	ns ns
14*	TckL2ioV	CLKOUT ↓ to Port out valid ⁽¹⁾	_	_	20	ns
15*	TioV2ckH	Port in valid before CLKOUT ↑ (1)	Tosc +200 ns Tosc +400 ns		_	ns ns
16*	TckH2ioI	Port in hold after CLKOUT ↑ (1)	0	_	_	ns
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid		50	150 300	ns ns
18*	TosH2ioI	OSC1 [†] (Q2 cycle) to Port input invalid (I/O in hold time)	100 200	_	_	ns ns
19*	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	0	_	_	ns
20*	TioR	Port output rise time		10 —	40 80	ns ns
21*	TioF	Port output fall time		10 —	40 80	ns ns
22*	Tinp	RB0/INT pin high or low time	25 40	_	_	ns ns
23*	Trbp	RB<7:4> change interrupt high or low time	Tcy	_	_	ns

These parameters are characterized but not tested.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 10-9: TIMERO CLOCK TIMING





TABLE 10-4: TIMERO CLOCK REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5 Tcy + 20*			ns	
			With Prescaler	10*		_	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5 Tcy + 20*	_	_	ns	
			With Prescaler	10*	_	_	ns	
42	Tt0P	T0CKI Period		<u>Tcy + 40</u> * N	_	_	ns	N = prescale value (1, 2, 4,, 256)

^{*} These parameters are characterized but not tested.


FIGURE 10-10: LOAD CONDITIONS



[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

20-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*		MILLIMETERS		
Dimension	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		20			20	
Pitch	р		.026			0.65	
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Overall Width	Е	.299	.309	.322	7.59	7.85	8.18
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38
Overall Length	D	.278	.284	.289	7.06	7.20	7.34
Foot Length	L	.022	.030	.037	0.56	0.75	0.94
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25
Foot Angle	ф	0	4	8	0.00	101.60	203.20
Lead Width	В	.010	.013	.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

^{*} Controlling Parameter

Notes

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 010" (0.254mm) per side

.010" (0.254mm) per side. JEDEC Equivalent: MO-150 Drawing No. C04-072

[§] Significant Characteristic

CLRW 58 **INDEX** CLRWDT 58 COMF 58 DECF.......58 ADDLW Instruction55 DECFSZ 59 ADDWF Instruction55 GOTO 59 ANDLW Instruction55 INCF 59 ANDWF Instruction55 INCFSZ...... 60 Architectural Overview9 IORLW 60 Assembler IORWF...... 60 MPASM Assembler 67 MOVF 61 MOVLW 60 В MOVWF...... 61 BCF Instruction56 NOP...... 61 Block Diagram OPTION...... 61 TIMER0......47 RETFIE...... 62 TMR0/WDT PRESCALER50 RETLW 62 BSF Instruction56 RLF.......62 RRF 63 С SUBLW 63 CALL Instruction57 SUBWF.......64 Clocking Scheme/Instruction Cycle12 CLRF Instruction57 TRIS 64 CLRW Instruction......58 XORLW...... 65 CLRWDT Instruction58 XORWF 65 Code Protection46 Instruction Set Summary 53 COMF Instruction......58 Configuration Bits......31 Interrupts41 IORLW Instruction 60 Data Memory Organization13 IORWF Instruction 60 Development Support67 KEELOQ Evaluation and Programming Tools......70 MOVWF Instruction 61 MPLAB C17 and MPLAB C18 C Compilers 67 General purpose Register File13 MPLAB ICD In-Circuit Debugger 69 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE68 MPLAB Integrated Development Environment Software.... 67 I/O Ports......23 MPLINK Object Linker/MPLIB Object Librarian 68 ID Locations46 NOP Instruction 61 In-Circuit Serial Programming......46 Indirect Addressing, INDF and FSR Registers21 OPTION Instruction 61 Instruction Flow/Pipelining12 OPTION Register...... 18 Instruction Set ADDLW 55 ADDWF......55 ANDLW55 ANDWF......55 PCL and PCLATH......21 BCF......56 PCON Register......20 PICDEM 1 Low Cost PIC MCU Demonstration Board....... 69 BTFSC56 PICDEM 17 Demonstration Board...... 70 BTFSS57 PICDEM 2 Low Cost PIC16CXX Demonstration Board 69 CALL 57 PICDEM 3 Low Cost PIC16CXXX Demonstration Board... 70 CLRF......57