



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | - |
| Peripherals | POR, WDT |
| Number of I/O | 13 |
| Program Memory Size | 896B (512 x 14) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 80 × 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 18-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 18-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lc554t-04-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Special Microcontroller Features:

- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code protection
- Power saving SLEEP mode
- Selectable oscillator options
- Serial in-circuit programming (via two pins)
- Four user programmable ID locations

Note: For additional information on enhancements, see Appendix A

CMOS Technology:

- Low power, high speed CMOS EPROM technology
- Fully static design
- Wide operating voltage range
 2.5V to 5.5V
- Commercial, Industrial and Extended temperature range
- Low power consumption
 - < 2.0 mA @ 5.0V, 4.0 MHz
 - 15 μA typical 3.0V, 32 kHz
 - < 1.0 μA typical standby current @ 3.0V

Device Differences

| Device | Voltage Range | Oscillator |
|-----------|---------------|------------|
| PIC16C554 | 2.5 - 5.5 | (Note 1) |
| PIC16C557 | 2.5 - 5.5 | (Note 1) |
| PIC16C558 | 2.5 - 5.5 | (Note 1) |

Note 1: If you change from this device to another device, please verify oscillator characteristics in your application.

Table of Contents

| | _ |
|--|-----|
| .0 General Description | . 5 |
| .0 PIC16C55X Device Varieties | . 7 |
| .0 Architectural Overview | . 9 |
| .0 Memory Organization | 13 |
| .0 I/O Ports | 23 |
| .0 Special Features of the CPU | 31 |
| .0 Timer0 Module | 47 |
| .0 Instruction Set Summary | 53 |
| .0 Development Support | 67 |
| 0.0 Electrical Specifications | 73 |
| 1.0 Packaging Information | 87 |
| vppendix A: Enhancements | 97 |
| vppendix B: Compatibility | 97 |
| ndex | 99 |
| Dn-Line Support 1 | 01 |
| Systems Information and Upgrade Hot Line | 01 |
| Reader Response | 02 |
| Product Identification System 1 | 03 |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

• The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

TABLE 1-1: PIC16C55X FAMILY OF DEVICES

| | | PIC16C554 | PIC16C557 | PIC16C558 |
|-----------------------------|--------------------------------------|----------------------------------|----------------------------------|---------------------------|
| Clock | Maximum Frequency of Operation (MHz) | 20 | 20 | 20 |
| Memory | EPROM Program Memory (x14 words) | 512 | 2K | 2K |
| | Data Memory (bytes) | 80 | 128 | 128 |
| Peripherals | Timer Module(s) | TMR0 | TMR0 | TMR0 |
| | Interrupt Sources | 3 | 3 | 3 |
| | I/O Pins | 13 | 22 | 13 |
| Features | Voltage Range (Volts) | 2.5-5.5 | 2.5-5.5 | 2.5-5.5 |
| | Brown-out Reset | — | — | — |
| | Packages | 18-pin DIP, SOIC; 20-pin SSOP | 28-pin DIP, SOIC; 28-pin SSOP | 18-pin DIP, SOIC, SSOP |
| All PIC [®] Family | devices have Power-on Reset, selec | table Watchdog Timer | , selectable code prot | ect and high |

I/O current capability. All PIC16C55X Family devices use serial programming with clock pin RB6 and data pin RB7.

2.0 PIC16C55X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C55X Product Identification System section at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package, is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART[®] and PROMATE[®] programmers both support programming of the PIC16C55X.

2.2 One-Time Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications. In addition to the program memory, the configuration bits must also be programmed.

2.3 Quick-Turnaround Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium-to-high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices, but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 Serialized Quick-Turnaround Production (SQTP[™]) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on | Detail on |
|---------|----------------------|---------------------|---|------------|--------------|--------------|------------|------------|------------|-----------|-----------|
| Address | Hume | Bitt | Bitto | Bitto | Dit 4 | BRO | DRZ | DRT | BRU | POR Reset | Page: |
| Bank 0 | | | | | | | | | | ÷ | |
| 00h | INDF | Address physical | Addressing this location uses contents of FSR to address data memory (not a social hyperbolic sector) | | | | | | | XXXX XXXX | 21 |
| 01h | TMR0 | Timer0 N | ïmer0 Module's Register | | | | | | | XXXX XXXX | 47 |
| 02h | PCL | Program | Counter's | (PC) Leas | st Significa | ant Byte | | | | 0000 0000 | 21 |
| 03h | STATUS | IRP ⁽²⁾ | RP1 ⁽²⁾ | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 17 |
| 04h | FSR | Indirect of | data memo | ry address | s pointer | | | | | XXXX XXXX | 21 |
| 05h | PORTA | _ | | _ | RA4 | RA3 | RA2 | RA1 | RA0 | x xxxx | 23 |
| 06h | PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | XXXX XXXX | 25 |
| 07h | PORTC ⁽⁴⁾ | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | xxxx xxxx | 27 |
| 08h | — | Unimple | mented | | | | | | | — | _ |
| 09h | — | Unimple | mented | | | | | | | — | _ |
| 0Ah | PCLATH | _ | | _ | Write bu | ffer for up | per 5 bits | of prograr | n counter | 0 0000 | 21 |
| 0Bh | INTCON | GIE | (3) | TOIE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 19 |
| 0Ch | — | Unimple | mented | | | | | | | — | _ |
| 0Dh-1Eh | — | Unimple | mented | | | | | | | — | _ |
| 1Fh | _ | Unimple | mented | | | | | | | — | - |
| Bank 1 | | | | | | | | | | | |
| 80h | INDF | Address physical | ing this loca register) | ation uses | contents | of FSR to | address d | lata memo | ory (not a | XXXX XXXX | 21 |
| 81h | OPTION | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 18 |
| 82h | PCL | Program | Counter's | (PC) Leas | st Significa | ant Byte | | | | 0000 0000 | 21 |
| 83h | STATUS | | | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 17 |
| 84h | FSR | | | Indirect d | lata memo | ory addres | s pointer | | | XXXX XXXX | 21 |
| 85h | TRISA | — | — | — | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1 1111 | 23 |
| 86h | TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 1111 1111 | 25 |
| 87h | TRISC ⁽⁴⁾ | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 1111 1111 | 27 |
| 88h | — | Unimple | mented | | | | | | | — | _ |
| 89h | — | Unimple | mented | | | | | | | — | _ |
| 8Ah | PCLATH | — | | | Write bu | ffer for upp | per 5 bits | of prograr | n counter | 0 0000 | 21 |
| 8Bh | INTCON | GIE | (3) | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 19 |
| 8Ch | — | Unimple | mented | | | | | | | — | _ |
| 8Dh | _ | Unimple | mented | | | | | | | _ | _ |
| 8Eh | PCON | — | — | _ | _ | _ | — | POR | | 0- | 20 |
| 8Fh-9Eh | — | Unimple | mented | | | | | | | — | |
| 9Fh | _ | Unimple | Inimplemented | | | | | | | | _ |

TABLE 4-1: SPECIAL REGISTERS FOR THE PIC16C55X

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: IRP & RP1 bits are reserved, always maintain these bits clear.

3: Bit 6 of INTCON register is reserved for future use. Always maintain this bit as clear.

4: PIC16C557 only.

TABLE 5-1: PORTA FUNCTIONS

| Name | Bit # | Buffer Type | Function |
|-----------|-------|----------------|--|
| RA0 | Bit 0 | ST | Bi-directional I/O port. |
| RA1 | Bit 1 | ST | Bi-directional I/O port. |
| RA2 | Bit 2 | ST | Bi-directional I/O port. |
| RA3 | Bit 3 | ST | Bi-directional I/O port. |
| RA4/T0CKI | Bit 4 | ST | Bi-directional I/O port or external clock input for TMR0. Output is open drain type. |

Legend: ST = Schmitt Trigger input

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on All Other RESETS |
|---------|-------|-------|-------|-------|--------|--------|--------|--------|--------|-----------------|---------------------------------|
| 05h | PORTA | — | | | RA4 | RA3 | RA2 | RA1 | RA0 | x xxxx | u uuuu |
| 85h | TRISA | _ | _ | _ | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1 1111 | 1 1111 |

Legend: — = Unimplemented locations, read as '0', x = unknown, u = unchanged

Note 1: Shaded bits are not used by PORTA.

EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

| ; | Initial PORT settings: PORTB<7:4> Inputs |
|---|--|
| ; | |
| ; | PORTB<3:0> Outputs |
| ; | PORTB<7:6> have external pull-up and are |
| ; | not connected to other circuitry |
| ; | |
| ; | PORT latch PORT pins |
| ; | |
| ; | |
| | |
| | BCF PORTB, 7 ; 01pp pppp 11pp pppp |
| | BCF PORTB, 6 ; 10pp pppp 11pp pppp |
| | BSF STATUS, RPO ; |
| | BCF TRISB, 7 ; 10pp pppp 11pp pppp |
| | BCF TRISB, 6 ; 10pp pppp 10pp pppp |
| | |

5.4.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle, as shown in Figure 5-6. Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with an NOP or another instruction not accessing this I/O port.

| | Q1 Q2 Q3 Q4 | $Q_1 Q_2 Q_3 Q_4$ | Q1 Q2 Q3 Q4 | $Q_1 Q_2 Q_3 Q_4$ |
|------------------------|-------------------------|-----------------------------|-----------------------------|-------------------------|
| PC | PC | PC + 1 | X PC + 2 | PC + 3 |
| Instruction fetched | MOVWF PORTB Write to | MOVF PORTB, W Read PORTB | NOP | NOP |
| RB <7:0> | | | | i |
| | | Tpd 🔶 | Port pin sampled here | 1 1 1 |
| | 1 I | Execute MOVWF PORTB | Execute MOVF PORTB, W | Execute NOP |

© 1996-2013 Microchip Technology Inc.

NOTES:

6.4 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST)

6.4.1 POWER-ON RESET (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.6V - 1.8V). To take advantage of the POR, just tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Electrical Specifications for details.

The POR circuit does not produce internal RESET when VDD declines.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For additional information, refer to Application Note AN607 "Power-up Trouble Shooting".

6.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) timeout on power-up only, from POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as PWRT is active. The PWRT delay allows the <u>VDD</u> to rise to an acceptable level. A configuration bit, <u>PWRTE</u> can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-Up Time delay will vary from chip to chip and due to VDD, temperature and process variation. See DC parameters for details.

6.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-Up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST timeout is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

6.4.4 TIMEOUT SEQUENCE

On power-up, the timeout sequence is as follows: First PWRT timeout is invoked after POR has expired, then OST is activated. The total timeout will vary based on oscillator configuration and <u>PWRTE</u> bit status. For example, in RC mode with <u>PWRTE</u> bit erased (PWRT disabled), there will be no timeout at all. Figure 6-7, Figure 6-8 and Figure 6-9 depict timeout sequences.

Since the timeouts occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the timeouts will expire. Then bringing $\overline{\text{MCLR}}$ high will begin execution immediately (see Figure 6-8). This is useful for testing purposes or to synchronize more than one PIC16C55X device operating in parallel.

Table 6-5 shows the RESET conditions for some special registers, while Table 6-6 shows the RESET conditions for all the registers.







6.9 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

| Note: | Microchip | does | not | recommend | code |
|-------|------------|--------|-------|-----------|------|
| | protecting | windov | ved d | evices. | |

6.10 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify.

6.11 In-Circuit Serial Programming™

The PIC16C55X microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a Program/Verify mode by holding the RB6 and RB7 pins low while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After RESET, to place the device into Programming/ Verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X Programming Specifications (Literature #DS30228).

A typical in-circuit serial programming connection is shown in Figure 6-15.

FIGURE 6-15: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



PIC16C55X

| BCF | Bit Clea | ar f | | |
|------------------|---------------------------------------|--|--------------|----------|
| Syntax: | [label] | BCF 1 | f,b | |
| Operands: | $0 \le f \le 1$ $0 \le b \le 1$ | 127 7 | | |
| Operation: | $0 \rightarrow (f <$ | b>) | | |
| Status Affected: | None | | | |
| Encoding: | 01 | 00bb | bfff | ffff |
| Description: | Bit 'b' in re | gister 'f' is | s cleared. | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | BCF | FLAG_F | REG, 7 | |
| | Before In FLA After Inst FLA | struction G_REG ruction G_REG | = 0x = 0x | C7 47 |

| Bit S | et f |
|-------|------|
|-------|------|

BSF

| Syntax: | [<i>label</i>] B | SF f,b | | | | | |
|------------------|--|---------------|--------|------|--|--|--|
| Operands: | $\begin{array}{l} 0 \leq f \leq 12 \\ 0 \leq b \leq 7 \end{array}$ | 7 | | | | | |
| Operation: | $1 \rightarrow (f < b;$ | >) | | | | | |
| Status Affected: | None | | | | | | |
| Encoding: | 01 | 01bb | bfff | ffff | | | |
| Description: | Bit 'b' in re | gister 'f' is | s set. | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Example | BSF FLAG_REG, 7 | | | | | | |
| | Before In | struction | 1 | | | | |
| | FLA | G_REG | = 0x | 0A | | | |
| | After Inst | ruction | | | | | |
| | FLA | G_REG | = 0x | 8A | | | |

| BTFSC | Bit Tes | t, Skip if C | Clear | | | | | |
|------------------|--|---|---|--|--|--|--|--|
| Syntax: | [<i>label</i>] B | [label]BTFSC f,b | | | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 12 \\ 0 \leq b \leq 7 \end{array}$ | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ | | | | | | |
| Operation: | skip if (f< | b>) = 0 | | | | | | |
| Status Affected: | None | | | | | | | |
| Encoding: | 01 | 10bb | bfff | ffff | | | | |
| Description: | If bit 'b' in instruction the next in current ins carded, ar making thi | register 'f' is is skipped. Istruction fe struction exe ad a NOP is is a two-cye | s '0' then th If bit 'b' is tched durin ecution is c executed i cle instruct | he next '0' then ng the dis- nstead, ion. | | | | |
| Words: | 1 | | | | | | | |
| Cycles: | 1(2) | | | | | | | |
| Example | HERE FALSE TRUE | BTFSC GOTO • • | FLAG,1 PROCES | S_CODE | | | | |
| | Before Instruction | | | | | | | |
| | PC | = ad | ldress HE | RE | | | | |
| | After Inst | ruction | | | | | | |
| | if FL | AG<1> = (|), Idress TD | TTF | | | | |
| | if FL | _ au AG<1> = [^] | 1, | | | | | |
| | PC | = ad | dress FA | LSE | | | | |

PIC16C55X

| RETFIE | Return | from In | terrupt | | | | | |
|------------------|---|---|--|---|--|--|--|--|
| Syntax: | [label] | RETFIE | 1 | | | | | |
| Operands: | None | None | | | | | | |
| Operation: | $\begin{array}{l} TOS \rightarrow F \\ 1 \rightarrow GIE \end{array}$ | PC, | | | | | | |
| Status Affected: | None | | | | | | | |
| Encoding: | 00 | 0000 | 0000 | 1001 | | | | |
| Description: | Return from and Top of the PC. Int setting Glo GIE (INTC instruction | m Interruj Stack (T terrupts a bbal Inter ON<7>). | ot. Stack is OS) is load re enabled rupt Enable This is a tw | POPed led in by bit, vo-cycle | | | | |
| Words: | 1 | | | | | | | |
| Cycles: | 2 | | | | | | | |
| Example | RETFIE | | | | | | | |
| | After Inte | rrupt | | | | | | |
| | PC | = T | OS | | | | | |
| | GIE | = 1 | | | | | | |

| RETURN | Return | from Su | Ibroutine | • |
|------------------|---|--|---|------------------------------|
| Syntax: | [label] | RETUR | N | |
| Operands: | None | | | |
| Operation: | $TOS \to F$ | РС | | |
| Status Affected: | None | | | |
| Encoding: | 00 | 0000 | 0000 | 1000 |
| Description: | Return fro POPed an is loaded i This is a ty | m subrou id the top nto the pr wo-cycle i | tine. The s of the stack ogram counstruction. | tack is k (TOS) ınter. |
| Words: | 1 | | | |
| Cycles: | 2 | | | |
| Example | RETURN | | | |
| | After Inte PC | errupt = T | OS | |

| RETLW | Return with Literal in W |
|------------------|---|
| Syntax: | [<i>label</i>] RETLW k S |
| Operands: | $0 \le k \le 255$ O |
| Operation: | $k \rightarrow (W);$ TOS \rightarrow PC O |
| Status Affected: | None S |
| Encoding: | 11 01xx kkkk kkkk E |
| Description: | The W register is loaded with the eight D bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction. |
| Words: | 1 |
| Cycles: | 2 |
| Example | CALL TABLE;W contains table ;offset value C • ;W now has table value E |
| TABLE | ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; • • RETLW kn ; End of table |
| | Before Instruction |
| | W = 0x07 |
| | After Instruction |
| | vv = value of ko |

| RLF | Rotate | Left f th | roug | h Ca | arry | | | |
|----------------|---|---|--|--|---------------------------------------|--|--|--|
| /ntax: | [label] | RLF f | ,d | | | | | |
| perands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ | | | | | | | |
| peration: | See desc | ription b | elow | | | | | |
| atus Affected: | С | | | | | | | |
| ncoding: | 00 | 1101 | dff | f | ffff | | | |
| escription: | The conter one bit to to Flag. If 'd' the W regi stored bac | nts of reg he left th is 0 the r ster. If 'd' k in regis]←F | ister 'f rough esult is is 1 th ster 'f'. Registe | diare the C s plac ne res er f | rotated Carry ced in sult is | | | |
| ords: | 1 | | | | | | | |
| ycles: | 1 | | | | | | | |
| xample | RLF | REG1, | 0 | | | | | |
| | Before Instruction | | | | | | | |
| | REG | 1 = 1 | 110 | 011 | . 0 | | | |
| | С | = 0 |) | | | | | |
| | After Inst | ruction | | | | | | |
| | REG | 1 = 1 | .110 | 011 | .0 | | | |
| | W | = 1 | 100 | 110 | 0 | | | |
| | С | = 1 | _ | | | | | |
| | | | | | | | | |

| XORLW | Exclusi | ve OR I | _iteral wi | ith W | | |
|------------------|--------------------------------------|--|--|-------------------------------|--|--|
| Syntax: | [label] | XORLW | / k | | | |
| Operands: | $0 \le k \le 25$ | 55 | | | | |
| Operation: | (W) .XOF | R. k → (V | V) | | | |
| Status Affected: | Z | | | | | |
| Encoding: | 11 | 1010 | kkkk | kkkk | | |
| Description: | The conter XOR'ed w The result | nts of the ith the eig is placed | W registe ght bit liter I in the W | r are al 'k'. register. | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example: | XORLW | 0xAF | | | | |
| | Before Instruction | | | | | |
| | W | = | 0xB5 | | | |
| | After Inst | ruction | | | | |
| | W | = | 0x1A | | | |

| XORWF | Exclusive OR W with f |
|------------------|---|
| Syntax: | [label] XORWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | (W) .XOR. (f) \rightarrow (dest) |
| Status Affected: | Z |
| Encoding: | 00 0110 dfff ffff |
| Description: | Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. |
| Words: | 1 |
| Cycles: | 1 |
| Example | XORWF REG 1 |
| | Before Instruction |
| | REG = 0xAF $W = 0xB5$ |
| | After Instruction |
| | REG = 0x1A |
| | W = 0xB5 |

 \odot 1996-2013 Microchip Technology Inc.

TABLE 9-1: DEVELOPMENT TOOLS FROM MICROCHIP

| | | SIG | PICI | PIC16 | ЫСІ | ЫС | ЫС | PIC | PIC16 | 91C16 | FICIT | 71)Iq | PIC18 | BIC18 | 630 520 540 | ыс | мскғ | WCP2 |
|--|--------|--------|------|-------|-----|----|----|-----|-------|-------|-------|-------|-------|-------|-------------------|----|------|------|
| MPLAB [®] Integrated Development Environment | | > > | | > | > | > | > | > | > | > | > | > | > | > | | | | |
| MPLAB [®] C17 C Compiler | | | | | | | | | | | ~ | ~ | | | | | | |
| MPLAB [®] C18 C Compiler | | | | | | | | | | | | | ~ | ~ | | | | |
| MPASM TM Assembler/ MPLINK TM Object Linker | 、 | > > | > | > | > | > | > | > | > | > | > | > | > | > | > | ~ | | |
| MPLAB [®] ICE In-Circuit Emulator | | ` ` | > | > | **` | > | > | ~ | ~ | > | > | > | ~ | > | | | | |
| ICEPIC TM In-Circuit Emulator | | `` | > | > | | > | > | > | | > | | | | | | | | |
| 8 MPLAB® ICD In-Circuit Debugger | | | > | * | | *> | | | > | | | | | > | | | | |
| PICSTART [®] Plus Entry Level | 、 、 | > > | ` | > | **> | > | > | > | ` | > | > | > | > | > | | | | |
| PRO MATE® II Universal Device Programmer | | > > | > | > | **/ | > | > | > | ^ | > | > | > | > | > | > | > | | |
| PICDEM TM 1 Demonstration Board | | > | | > | | ⁺, | | > | | | > | | | | | | | |
| PICDEM TM 2 Demonstration Board | | | `> | + | | ≁ | | | | | | | > | > | | | | |
| PICDEM TM 3 Demonstration Board | | | | | | | | | | > | | | | | | | | |
| PICDEM TM 14A Demonstration Board | | > | | | | | | | | | | | | | | | | |
| PICDEM TM 17 Demonstration Board | | | | | | | | | | | | > | | | | | | |
| KEELoo [®] Evaluation Kit | | | | | | | | | | | | | | | | > | | |
| KεεLoα [®] Transponder Kit | | | | | | | | | | | | | | | | ~ | | |
| microID TM Programmer's Kit | | | | | | | | | | | | | | | | | > | |
| 125 kHz microlD™ Developer's Kit | | | | | | | | | | | | | | | | | > | |
| 125 kHz Anticollision microlD TM Developer's Kit | | | | | | | | | | | | | | | | | > | |
| 13.56 MHz Anticollision microlD TM Developer's Kit | | | | | | | | | | | | | | | | | > | |
| MCP2510 CAN Developer's Kit | | | | | | | | | | | | | | | | | | > |

 $\ensuremath{\textcircled{}^{\circ}}$ 1996-2013 Microchip Technology Inc.

10.3 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. TppS

| Т | | | |
|----------|---------------------------------------|----|--------------|
| F | Frequency | Т | Time |
| Lowercas | e subscripts (pp) and their meanings: | | |
| рр | | | |
| ck | CLKOUT | OS | OSC1 |
| io | I/O port | t0 | ТОСКІ |
| mc | MCLR | | |
| Uppercas | e letters and their meanings: | | |
| S | | | |
| F | Fall | Р | Period |
| Н | High | R | Rise |
| I | Invalid (Hi-impedance) | V | Valid |
| L | Low | Z | Hi-impedance |

FIGURE 10-5: LOAD CONDITIONS



11.0 PACKAGING INFORMATION

11.1 Package Marking Information

18-Lead PDIP



28-Lead PDIP



20-Lead SSOP



28-Lead SSOP



Example



Example



Example



Example



| Legend | : XXX Y YY WW NNN @3 * | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. |
|--------|--|--|
| Note: | In the eve be carried characters | nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information. |

© 1996-2013 Microchip Technology Inc.

Package Marking Information (Cont'd)



Example PIC16C558 -04I / S0218 S0218 9818 CDK

 \cap



18-Lead CERDIP Windowed



Example



28-Lead CERDIP Windowed



Example



18-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)

For the most current package drawings, please see the Microchip Packaging Specification located Note: at http://www.microchip.com/packaging



| | Units | | INCHES* | | N | IILLIMETERS | 6 |
|--------------------------|--------|------|---------|------|-------|-------------|-------|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 18 | | | 18 | |
| Pitch | р | | .050 | | | 1.27 | |
| Overall Height | А | .093 | .099 | .104 | 2.36 | 2.50 | 2.64 |
| Molded Package Thickness | A2 | .088 | .091 | .094 | 2.24 | 2.31 | 2.39 |
| Standoff § | A1 | .004 | .008 | .012 | 0.10 | 0.20 | 0.30 |
| Overall Width | E | .394 | .407 | .420 | 10.01 | 10.34 | 10.67 |
| Molded Package Width | E1 | .291 | .295 | .299 | 7.39 | 7.49 | 7.59 |
| Overall Length | D | .446 | .454 | .462 | 11.33 | 11.53 | 11.73 |
| Chamfer Distance | h | .010 | .020 | .029 | 0.25 | 0.50 | 0.74 |
| Foot Length | L | .016 | .033 | .050 | 0.41 | 0.84 | 1.27 |
| Foot Angle | ф | 0 | 4 | 8 | 0 | 4 | 8 |
| Lead Thickness | С | .009 | .011 | .012 | 0.23 | 0.27 | 0.30 |
| Lead Width | В | .014 | .017 | .020 | 0.36 | 0.42 | 0.51 |
| Mold Draft Angle Top | α | 0 | 12 | 15 | 0 | 12 | 15 |
| Mold Draft Angle Bottom | β | 0 | 12 | 15 | 0 | 12 | 15 |

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-013

Drawing No. C04-051

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | x <u>xx xxx</u> | Examples: |
|-------------------|--|--|
| Device | Temperature Package Pattern Range | a) PIC17C756–16L Commercial Temp., PLCC package, 16 MHz, normal VDD limits |
| Device | PIC17C756: Standard VDD range PIC17C756T: (Tape and Reel) PIC17LC756: Extended VDD range | b) PIC17LC756–08/PT Commercial Temp., TQFP package, 8MHz, extended VDD limits c) PIC17C756–33I/PT Industrial Temp., TQFP package, 33 MHz, normal VDD limits |
| Temperature Range | $- = 0^{\circ}C \text{ to } +70^{\circ}C$ I = -40°C to +85°C | |
| Package | CL = Windowed LCC PT = TQFP L = PLCC | |
| Pattern | QTP, SQTP, ROM Code (factory specified) or Special Requirements. Blank for OTP and Windowed devices. | |

* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office

2. The Microchip Worldwide Site (www.microchip.com)