E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	13
Program Memory Size	896B (512 x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	80 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc554t-04e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 PIC16C55X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C55X Product Identification System section at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package, is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART[®] and PROMATE[®] programmers both support programming of the PIC16C55X.

2.2 One-Time Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications. In addition to the program memory, the configuration bits must also be programmed.

2.3 Quick-Turnaround Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium-to-high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices, but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 Serialized Quick-Turnaround Production (SQTP[™]) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

4.0 MEMORY ORGANIZATION

4.1 Program Memory Organization

The PIC16C55X has a 13-bit program counter capable of addressing an 8 K x 14 program memory space. Only the first 512 x 14 (0000h - 01FFh) for the PIC16C554 and 2K x 14 (0000h - 07FFh) for the PIC16C557 and PIC16C558 are physically implemented. Accessing a location above these boundaries will cause a wrap-around within the first 512 x 14 spaces in the PIC16C554, or 2K x 14 space of the PIC16C558 and PIC16C557. The RESET vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1, Figure 4-2).







FIGURE 4-2:

PROGRAM MEMORY MAP AND STACK FOR THE PIC16C557 AND PIC16C558



4.2 Data Memory Organization

The data memory (Figure 4-3 through Figure 4-5) is partitioned into two banks which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). Bank 0 is selected when the RP0 bit (STATUS <5>) is cleared. Bank 1 is selected when the RP0 bit is set. The Special Function Registers are located in the first 32 locations of each Bank. Register locations 20-6Fh (Bank 0) on the PIC16C554 and 20-7Fh (Bank 0) and A0-BFh (Bank 1) on the PIC16C558 and PIC16C557 are General Purpose Registers implemented as static RAM. Some special purpose registers are mapped in Bank 1.

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 80×8 in the PIC16C554 and 128 x 8 in the PIC16C557 and PIC16C558. Each can be accessed either directly or indirectly through the File Select Register, FSR (Section 4.4).

FIGURE 4-3:

DATA MEMORY MAP FOR THE PIC16C554

File Address	3		File Address
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h	1 OILIB	THE	87h
08h			88h
09h			89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch			8Ch
0Dh			8Dh
0Eh		PCON	8Eh
0Eh		10011	8Fh
10h			90h
11h			91h
12h			92h
13h			93h
14h			94h
15h			95h
16h			96h
17h			97h
18h			98h
19h			99h
1Ah			9Ah
1Bh			9Bh
1Ch			9Ch
1Dh			9Dh
1Eh			9Eh
1Fh			9Fh
20h			A0h
-	General		7.011
	Purpose Register		
6Fh	regiotor		
70h			
ſ			
7Fh			FFh
,,,,,	Bank 0	Bank 1	
Unim	plemented data me	mory locations, re	ad as '0'.
Note 1:	Not a physical regi		

FIGURE 4-4: DATA MEMORY MAP FOR THE PIC16C557

	IHE	PIC16C557	
File Address	8		File Address
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h	PORTC	TRISC	87h
08h			88h
09h			89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch			8Ch
0Dh			8Dh
0Eh		PCON	8Eh
0Fh			8Fh
10h			90h
11h			91h
12h			92h
13h			93h
14h			94h
15h			95h
16h			96h
17h			97h
18h			98h
19h			99h
1Ah			9Ah
1Bh			9Bh
1Ch			9Ch
1Dh			9Dh
1Eh			9Eh
1Fh			9Fh
20h			A0h
	General	General	
	Purpose Register	Purpose Register	
			BFh
			C0h
7Fh			FFh
,,,,,	Bank 0	Bank 1	
Unimp Note 1:	lemented data mer Not a physical regi		ad as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Detail on Page:
Bank 0											
00h	INDF	Addressi physical	ing this loca register)	ation uses	contents	of FSR to a	address d	ata memo	ory (not a	XXXX XXXX	21
01h	TMR0	Timer0 N	/lodule's Re	egister						xxxx xxxx	47
02h	PCL	Program	Counter's	(PC) Leas	t Significa	nt Byte				0000 0000	21
03h	STATUS	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	17
04h	FSR	Indirect of	data memo	ry address	s pointer					xxxx xxxx	21
05h	PORTA	-	—	—	RA4	RA3	RA2	RA1	RA0	x xxxx	23
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	25
07h	PORTC ⁽⁴⁾	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	27
08h	_	Unimple	mented							_	
09h	_	Unimple	mented							_	
0Ah	PCLATH	_	—		Write but	fer for upp	per 5 bits o	of progran	n counter	0 0000	21
0Bh	INTCON	GIE	(3)	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	19
0Ch	—	Unimple	mented							_	
0Dh-1Eh	—	Unimple	mented							_	—
1Fh	—	Unimple	mented							_	_
Bank 1											
80h	INDF	Addressi physical	ing this loca register)	ation uses	contents	of FSR to a	address d	ata memo	ory (not a	XXXX XXXX	21
81h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	18
82h	PCL	Program	Counter's	(PC) Leas	t Significa	nt Byte				0000 0000	21
83h	STATUS	_	_	RP0	TO	PD	Z	DC	С	0001 1xxx	17
84h	FSR			Indirect d	ata memo	ry address	s pointer			xxxx xxxx	21
85h	TRISA	-	—	—	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	23
86h	TDIOD						TDIODO	TDICD4			05
0011	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	25
87h	TRISB	TRISB7 TRISC7	TRISB6 TRISC6	TRISB5 TRISC5	TRISB4 TRISC4	TRISB3 TRISC3	TRISB2	TRISC1	TRISB0 TRISC0	1111 1111 1111 1111	25
			TRISC6								
87h		TRISC7	TRISC6 mented								
87h 88h		TRISC7 Unimple	TRISC6 mented		TRISC4		TRISC2	TRISC1	TRISC0		27 —
87h 88h 89h	TRISC ⁽⁴⁾ — —	TRISC7 Unimple	TRISC6 mented		TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111 — —	27 — —
87h 88h 89h 8Ah	TRISC ⁽⁴⁾ — — PCLATH	TRISC7 Unimple Unimple	TRISC6 mented mented (3)	TRISC5	TRISC4 Write but	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111 — — —————————————————————————	27 — — 21
87h 88h 89h 8Ah 8Bh	TRISC ⁽⁴⁾ — — PCLATH	TRISC7 Unimple Unimple GIE	TRISC6 mented mented (3) mented	TRISC5	TRISC4 Write but	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111 — — —————————————————————————	27 — — 21
87h 88h 89h 8Ah 8Bh 8Ch	TRISC ⁽⁴⁾ — — PCLATH	TRISC7 Unimple Unimple GIE Unimple	TRISC6 mented mented (3) mented	TRISC5	TRISC4 Write but	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111 — — —————————————————————————	27 — — 21
87h 88h 89h 8Ah 8Bh 8Ch 8Dh	TRISC ⁽⁴⁾ — PCLATH INTCON — —	TRISC7 Unimple Unimple GIE Unimple	TRISC6 mented — (3) mented mented	TRISC5	TRISC4 Write but	TRISC3	TRISC2	TRISC1 of program INTF	TRISC0	1111 1111 	27 — 21 19 —

TABLE 4-1: SPECIAL REGISTERS FOR THE PIC16C55X

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: IRP & RP1 bits are reserved, always maintain these bits clear.

3: Bit 6 of INTCON register is reserved for future use. Always maintain this bit as clear.

4: PIC16C557 only.

5.2 PORTB and TRISB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. A '1' in the TRISB register puts the corresponding output driver in a Hi-impedance mode. A '0' in the TRISB register puts the contents of the output latch on the selected pin(s).

Reading PORTB register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

Each of the PORTB pins has a weak internal pull-up ($\approx 200 \ \mu A$ typical). A single control bit can turn on all the pull-ups. This is done by clearing the RBPU (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RBIF interrupt (flag latched in INTCON<0>). This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- Any read or write of PORTB (this will end the mismatch condition)
- Clear flag bit RBIF

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

The interrupt on mismatch feature, together with software configurable pull-ups on these four pins, allows easy interface to a key pad and make it possible for wake-up on key-depression. (See AN552 in the Microchip *Embedded Control Handbook*.)

Note 1: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.





FIGURE 5-3: BLOCK DIAGRAM OF RB7:RB4 PINS





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other RESETS
2007h	Config. bits	_	Reserved	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0		
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, q = value depends on condition, — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

6.8 Power-Down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit in the STATUS register is cleared, the \overline{TO} bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before SLEEP was executed (driving high, low, or hiimpedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The T0CKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

Note:	It should be noted that a RESET generated
	by a WDT timeout does not drive MCLR
	pin low.

6.8.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- External RESET input on MCLR pin 1
- Watchdog Timer Wake-up (if WDT was enabled) 2.
- Interrupt from RB0/INT pin or RB Port change 3.

The first event will cause a device RESET. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device RESET. PD bit, which is set on power-up is cleared when SLEEP is invoked. TO bit is cleared if WDT Wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from SLEEP. The SLEEP instruction is completely executed.

The WDT is cleared when the device wakes-up from SLEEP, regardless of the source of wake-up.

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q1 Q2 Q3 Q4 OSC1 MMM Tost(2) CLKOUT(4) INT pin INTF flag (INTCON<1>) Interrupt Latency⁽²⁾ GIE bit (INTCON<7>) Processor in SLEEP **INSTRUCTION FLOW** PC PC+2 PC + 2PC+' PC+2 0004h 0005 Instruction fetched Inst(PC + 1) Inst(PC + 2) Inst(0004h) Inst(0005h) Inst(PC) = SLEEPInstruction executed Inst(PC - 1) SLEEP Inst(PC + 1) Dummy cycle Dummy cycle Inst(0004h) 1: XT, HS or LP Oscillator mode assumed. Note

FIGURE 6-14: WAKE-UP FROM SLEEP THROUGH INTERRUPT

TOST = 1024Tosc (drawing not to scale). This delay will not be there for RC osc mode. 2:

GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line. 3:

CLKOUT is not available in these osc modes, but shown here for timing reference. 4:

PIC16C55X

RETFIE	Return from Interrupt				
Syntax:	[label] RETFIE				
Operands:	None				
Operation:	$TOS \rightarrow PC$, 1 $\rightarrow GIE$				
Status Affected:	None				
Encoding:	00 0000 0000 1001				
Description:	Return from Interrupt. Stack is POPed and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.				
Words:	1				
Cycles:	2				
Example	RETFIE				
	After Interrupt PC = TOS GIE = 1				

RETURN	Return	from Su	Ibroutine	•
Syntax:	[label]	RETUR	N	
Operands:	None			
Operation:	$TOS\toF$	ъС		
Status Affected:	None			
Encoding:	00	0000	0000	1000
Description:	POPed an is loaded i	d the top nto the pr	tine. The s of the stack ogram counstruction.	k (TOS) inter.
Words:	1			
Cycles:	2			
Example	RETURN			
	After Inte PC	rrupt = T	OS	

RETLW	Return with Literal in W	F
Syntax:	[<i>label</i>] RETLW k	Sy
Operands:	$0 \le k \le 255$	O
Operation:	$k \rightarrow (W);$ TOS $\rightarrow PC$	O
Status Affected:	None	St
Encoding:	11 01xx kkkk kkkk	Er
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	De
Words:	1	
Cycles:	2	
Example	CALL TABLE;W contains table ;offset value ;W now has table value	W Cy Ex
TABLE	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; • • RETLW kn ; End of table Before Instruction	
	W = 0x07	
	After Instruction	
	W = value of k8	

RLF	Rotate Left f through Carry
yntax:	[<i>label</i>] RLF f,d
)perands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
peration:	See description below
tatus Affected:	С
ncoding:	00 1101 dfff ffff
escription:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.
Vords:	1
ycles:	1
xample	RLF REG1,0
	Before Instruction
	$\begin{array}{rcl} REG1 &= 1110 & 0110 \\ C &= 0 \end{array}$
	After Instruction
	REG1 = 1110 0110
	W = 1100 1100
	C = 1

RRF	Rotate	Right f	throu	igh (Carry
Syntax:	[label]	RRF 1	,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in [0,1] \end{array}$	7			
Operation:	See desc	ription b	below		
Status Affected:	С				
Encoding:	00	1100	dff	f	ffff
Description:	The conter one bit to t Flag. If 'd' i the W regis placed bac	he right is 0 the r ster. If 'd	throug esult is ' is 1 th	h the s plac ne re:	Carry ced in
			Regist	ter f	┠┺
Words:	1		Regist	ter f]•
Words: Cycles:	1 1]-▶[Regist	ter f]•]
	•]-•[ter f] •]
Cycles:	1		REG		<u>}</u>
Cycles:	1 RRF	struction	REG	\$1,0	.0
Cycles:	1 RRF Before In:	struction	REG n 1110	\$1,0	.0
Cycles:	1 RRF Before In REG	struction 1 = 1 = (REG n 1110	\$1,0	.0
Cycles:	1 RRF Before In REG C	struction 1 = 1 = 0 ruction	REG n 1110	\$1,0	-
Cycles:	1 RRF Before Inst REG C After Inst	struction 1 = 2 = 0 ruction 1 = 2	REG N L110	;1,0 011 011	.0

SLEEP

Syntax:	[<i>label</i>]	SLEEP		
Operands:	None			
Operation:	$\begin{array}{c} 00h \rightarrow V\\ 0 \rightarrow WE\\ 1 \rightarrow \overline{TO}\\ 0 \rightarrow \overline{PD} \end{array}$	T presca	ıler,	
Status Affected:	$\overline{\text{TO}}, \overline{\text{PD}}$			
Encoding:	00	0000	0110	0011
Description:	cleared. set. Watc prescaler The proc mode wit	er-down st Timeout st hdog Time are cleard essor is pu h the oscil ion 6.8 for	atus bit, T er and its ed. ut into SLI llator stop	O is EEP ped.
Words:	1			
Cycles:	1			
Example:	SLEEP			

SUBLW	Subtract W from Literal					
Syntax:	[<i>label</i>] SUBLW k					
Operands:	$0 \le k \le 255$	$0 \le k \le 255$				
Operation:	k - (W) → ($k - (W) \rightarrow (W)$				
Status Affected:	C, DC, Z	C, DC, Z				
Encoding:	11	110x	kkkk	kkkk		
Description:	plement met	The W register is subtracted (2's com- plement method) from the eight bit literal 'k'. The result is placed in the W register.				
Words:	1					
Cycles:	1					
Example 1:	SUBLW	0x02				
	Before Inst	Before Instruction				
	W	= 1				
	С	= ?)			
	After Instruction					
	W	= 1				
	С	= 1	; result is	positive		
Example 2:	Before Inst	ruction				
	W	= 2	2			
	С	= ?)			
	After Instru	ction				
	W	= 0)			
	С	= 1	; result is	s zero		
Example 3:	Before Inst	ruction				
	W	= 3	3			
	С	= ?)			
	After Instru	ction				
	W)xFF			
	C	= 0); result i	s nega-		

tive

 \odot 1996-2013 Microchip Technology Inc.

	OLIVOUT					
Parameter #	Sym	Characteristic	Min	Typ†	Max	Units
10*	TosH2ckL	OSC1↑ to CLKOUT↓ ⁽¹⁾	_	75	200	ns
			—		400	ns
11*	TosH2ckH	OSC1↑ to CLKOUT↑ ⁽¹⁾	_	75	200	ns
			—	—	400	ns
12*	TckR	CLKOUT rise time ⁽¹⁾	—	35	100	ns
			_	—	200	ns
13*	TckF	CLKOUT fall time ⁽¹⁾	—	35	100	ns
			_	—	200	ns
14*	TckL2ioV	CLKOUT ↓ to Port out valid ⁽¹⁾	—	—	20	ns
15*	TioV2ckH	Port in valid before CLKOUT \uparrow ⁽¹⁾	Tosc +200 ns	_	_	ns
			Tosc +400 ns	—		ns
16*	TckH2iol	Port in hold after CLKOUT \uparrow ⁽¹⁾	0	_	—	ns
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid	—	50	150	ns
			_		300	ns
18*	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in	100	—	—	ns
		hold time)	200	—		ns
19*	TioV2osH	Port input valid to OSC1 [↑] (I/O in setup time)	0	—	—	ns
20*	TioR	Port output rise time	_	10	40	ns
				—	80	ns
21*	TioF	Port output fall time		10	40	ns
				—	80	ns
22*	Tinp	RB0/INT pin high or low time	25	—	_	ns
			40	—		ns
23*	Trbp	RB<7:4> change interrupt high or low time	Тсу	_	_	ns
* These	parameters	are characterized but not tested.	•			


These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

28-Lead Skinny Plastic Dual In-line (SP) – 300 mil (PDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



ision L	imits n p	MIN	NOM	MAX	MIN	NOM	MAX
							100 01
	n		28			28	
	Р		.100			2.54	
	Α	.140	.150	.160	3.56	3.81	4.06
	A2	.125	.130	.135	3.18	3.30	3.43
	A1	.015			0.38		
	Е	.300	.310	.325	7.62	7.87	8.26
	E1	.275	.285	.295	6.99	7.24	7.49
	D	1.345	1.365	1.385	34.16	34.67	35.18
	L	.125	.130	.135	3.18	3.30	3.43
	С	.008	.012	.015	0.20	0.29	0.38
	B1	.040	.053	.065	1.02	1.33	1.65
	В	.016	.019	.022	0.41	0.48	0.56
§	eB	.320	.350	.430	8.13	8.89	10.92
	α	5	10	15	5	10	15
	β	5	10	15	5	10	15
	§	A A2 A1 E D L C B1 § α	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

* Controlling Parameter § Significant Characteristic

Notes:


Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-095

Drawing No. C04-070

28-Lead Ceramic Dual In-line with Window (JW) - 300 mil (CERDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES*			MILLIMETERS		
Dimensio	on Limits	MIN	MIN NOM MAX MIN			NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.170	.183	.195	4.32	4.64	4.95
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19
Standoff	A1	.015	.023	.030	0.38	0.57	0.76
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Ceramic Pkg. Width	E1	.285	.290	.295	7.24	7.37	7.49
Overall Length	D	1.430	1.458	1.485	36.32	37.02	37.72
Tip to Seating Plane	L	.135	.140	.145	3.43	3.56	3.68
Lead Thickness	С	.008	.010	.012	0.20	0.25	0.30
Upper Lead Width	B1	.050	.058	.065	1.27	1.46	1.65
Lower Lead Width	В	.016	.019	.021	0.41	0.47	0.53
Overall Row Spacing §	eB	.345	.385	.425	8.76	9.78	10.80
Window Width	W1	.130	.140	.150	3.30	3.56	3.81
Window Length	W2	.290	.300	.310	7.37	7.62	7.87

Significant Characteristic JEDEC Equivalent: MO-058 Drawing No. C04-080

INDEX

A

ADDLW Instruction	
ADDWF Instruction	
ANDLW Instruction	
ANDWF Instruction	
Architectural Overview	9
Assembler	
MPASM Assembler	67

В

BCF Instruction	
Block Diagram	
TIMER0	47
TMR0/WDT PRESCALER	50
BSF Instruction	
BTFSC Instruction	
BTFSS Instruction	57

С

CALL Instruction	57
Clocking Scheme/Instruction Cycle	
CLRF Instruction	57
CLRW Instruction	
CLRWDT Instruction	
Code Protection	
COMF Instruction	
Configuration Bits	31

D

Data Memory Organization	
DECF Instruction	58
DECFSZ Instruction	59
Development Support	67

Ε

Errata3	
External Crystal Oscillator Circuit	

G

General purpose Register File13	
GOTO Instruction	

I

	~~
I/O Ports	
I/O Programming Considerations	28
ICEPIC In-Circuit Emulator	
ID Locations	46
INCF Instruction	
INCFSZ Instruction	
In-Circuit Serial Programming	46
Indirect Addressing, INDF and FSR Registers	21
Instruction Flow/Pipelining	12
Instruction Set	
ADDLW	55
ADDWF	55
ANDLW	55
ANDWF	55
BCF	56
BSF	56
BTFSC	56
BTFSS	67
B1F33	57
CALL	

CLRW	58
CLRWDT	58
COMF	58
DECF	58
DECFSZ	59
GOTO	59
INCF	59
INCFSZ	60
IORLW	60
IORWF	60
MOVF	61
MOVLW	60
MOVWF	61
NOP	61
OPTION	61
RETFIE	62
RETLW	62
RETURN	62
RLF	62
RRF	63
SLEEP	63
SUBLW	63
SUBWF	64
SWAPF	64
TRIS	64
XORLW	65
XORWF	65
Instruction Set Summary	53
INT Interrupt	42
INTCON Register	19
Interrupts	41
IORLW Instruction	60
IORWF Instruction	60

Κ

М

MOVF Instruction
MOVLW Instruction
MOVWF Instruction
MPLAB C17 and MPLAB C18 C Compilers 67
MPLAB ICD In-Circuit Debugger 69
MPLAB ICE High Performance Universal In-Circuit Emulator
with MPLAB IDE 68
MPLAB Integrated Development Environment Software 67
MPLINK Object Linker/MPLIB Object Librarian 68

Ν

NOP Instruction	61
	01

0

One-Time-Programmable (OTP) Devices	7
OPTION Instruction	61
OPTION Register	
Oscillator Configurations	33
Oscillator Start-up Timer (OST)	36

Ρ

)
)
)
)
)

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

	x <u>xx</u> xxx	Examples:
Device To	emperature Package Pattern Range	a) PIC17C756–16L Commercial Temp., PLCC package, 16 MHz, normal VDD limits
Device	PIC17C756: Standard VDD range PIC17C756T: (Tape and Reel) PIC17LC756: Extended VDD range	 b) PIC17LC756–08/PT Commercial Temp., TQFP package, 8MHz, extended VDD limits c) PIC17C756–33I/PT Industrial Temp.,
Temperature Range	$\begin{array}{rcl} - & = & 0^{\circ}C \text{ to } +70^{\circ}C \\ I & = & -40^{\circ}C \text{ to } +85^{\circ}C \end{array}$	TQFP package, 33 MHz, normal VDD limits
Package	CL = Windowed LCC PT = TQFP L = PLCC	
Pattern	QTP, SQTP, ROM Code (factory specified) or Special Requirements. Blank for OTP and Windowed devices.	

* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office

2. The Microchip Worldwide Site (www.microchip.com)