E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	13
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	·
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc558-04i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 PIC16C55X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C55X Product Identification System section at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package, is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART[®] and PROMATE[®] programmers both support programming of the PIC16C55X.

2.2 One-Time Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications. In addition to the program memory, the configuration bits must also be programmed.

2.3 Quick-Turnaround Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium-to-high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices, but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 Serialized Quick-Turnaround Production (SQTP[™]) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

4.2.2.4 PCON Register

The PCON register contains a flag bit to differentiate between a Power-on Reset, an external MCLR Reset or WDT Reset. See Section 6.3 and Section 6.4 for detailed RESET operation.

REGISTER 4-4: PCON REGISTER (ADDRESS 8Eh) U-0 U-0 U-0 R/W-0 U-0 U-0 U-0 U-0 POR bit7 bit 7-2 Unimplemented: Read as '0' bit 1 POR: Power-on Reset status bit 1 = No Power-on Reset occurred 0 = Power-on Reset occurred bit 0 Unimplemented: Read as '0' Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit0





TABLE 5-3: PORTB FUNCTIONS

Name	Bit #	Buffer Type	Function
RB0/INT	Bit 0	TTL/ST ⁽¹⁾	Bi-directional I/O port. Internal software programmable weak pull-up.
RB1	Bit 1	TTL	Bi-directional I/O port. Internal software programmable weak pull-up.
RB2	Bit 2	TTL	Bi-directional I/O port. Internal software programmable weak pull-up.
RB3	Bit 3	TTL	Bi-directional I/O port. Internal software programmable weak pull-up.
RB4	Bit 4	TTL	Bi-directional I/O port (with interrupt-on-change). Internal software programmable weak pull-up.
RB5	Bit 5	TTL	Bi-directional I/O port (with interrupt-on-change). Internal software programmable weak pull-up.
RB6	Bit 6	TTL/ST ⁽²⁾	Bi-directional I/O port (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock pin.
RB7	Bit 7	TTL/ST ⁽²⁾	Bi-directional I/O port (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data pin.

Legend: ST = Schmitt Trigger, TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB AND TRISB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other RESETS
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
0BH, 8BH	INTCON	GIE	Reserved	TOIE	INTE	BRIE	T0IF	INTF	RBIF	0000 000x	0000 000x

Legend: x = unknown, u = unchanged

Note 1: Shaded bits are not used by PORTB.

6.3 RESET

The PIC16C55X differentiates between various kinds of RESET:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during SLEEP
- WDT Reset (normal operation)
- WDT wake-up (SLEEP)

Some registers are not affected in any RESET condition; their status is unknown on POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on Power-on Reset, on MCLR or WDT Reset and on MCLR Reset during SLEEP. They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different RESET situations as indicated in Table 6-4. These bits are used in software to determine the nature of the RESET. See Table 6-6 for a full description of RESET states of all registers. A simplified block diagram of the on-chip RESET circuit is shown in Figure 6-6.

The $\overline{\text{MCLR}}$ Reset path has a noise filter to detect and ignore small pulses. See Table 10-3 for pulse width specification.









Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other RESETS
2007h	Config. bits		Reserved	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0		
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, q = value depends on condition, — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.









T0IF interrupt flag is sampled here (every Q1). Note 1:

Interrupt latency = 4 Tcr, where Tcr = instruction cycle time. CLKOUT is available only in RC Oscillator mode. 2:

3:

BCF	Bit Clea	ar f			
Syntax:	[<i>label</i>] BCF f,b				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$				
Operation:	$0 \rightarrow (f < b >)$				
Status Affected:	None				
Encoding:	01	00bb	bfff	ffff	
Description:	Bit 'b' in re	gister 'f' is	s cleared.		
Words:	1				
Cycles:	1				
Example	BCF	FLAG_F	REG, 7		
	Before In FLA After Inst FLA	struction G_REG ruction G_REG	= 0x = 0x	C7 47	

Bit S	et f
-------	------

BSF

Syntax:	[<i>label</i>] B	SF f,b					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$						
Operation:	$1 \rightarrow (f < b >)$						
Status Affected:	None						
Encoding:	01	01bb	bfff	ffff			
Description:	Bit 'b' in re	Bit 'b' in register 'f' is set.					
Words:	1						
Cycles:	1						
Example	BSF	FLAG_F	REG, 7	,			
	Before In	struction	1				
	FLAG_REG = 0x0A						
	After Inst	ruction					
	FLAG_REG = 0x8A						

BTFSC	Bit Test, Skip if Clear						
Syntax:	[<i>label</i>] B	[label] BTFSC f,b					
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ 0 \leq b \leq 7 \end{array}$	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	skip if (f<	b>) = 0					
Status Affected:	None	None					
Encoding:	01	10bb	bfff	ffff			
Description:	If bit 'b' in instruction the next in current ins carded, ar making thi	register 'f' is is skipped. Istruction fe struction exe ad a NOP is is a two-cye	s '0' then th If bit 'b' is tched durin ecution is c executed i cle instruct	he next '0' then ng the dis- nstead, ion.			
Words:	1						
Cycles:	1(2)						
Example	HERE FALSE TRUE	BTFSC GOTO • •	FLAG,1 PROCES	S_CODE			
	Before In	struction					
	PC = address HERE						
	After Instruction						
	if $FLAG < 1 > = 0$,						
	if $FLAG<1>=1$.						
	PC	= ad	dress FA	LSE			

BTFSS	Bit Test f, Skip if Set	CALL	Call Subroutine		
Syntax:	[label] BTFSS f,b	Syntax:	[<i>label</i>] CALL k		
Operands:	$0 \le f \le 127$	Operands:	$0 \leq k \leq 2047$		
Operation:	0 ≤ b < 7 skip if (f) = 1	Operation:	$(PC)+1 \rightarrow TOS, k \rightarrow PC<10:0>, (PC)(ATH_4(2)) \rightarrow PC_4(2:44).$		
Status Affected:	None	Otatua Affaatadu	$(PCLATH<4:3>) \rightarrow PC<12:11>$		
Encoding:	01 11bb bfff ffff	Status Affected:			
Description:	If bit 'b' in register 'f' is '1' then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a two- cycle instruction.	Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruc- tion		
Words:	1	Words:	1		
Cycles:	1(2)	Cycles:	2		
Example	HERE BTFSS FLAG,1 FALSE GOTO PROCESS CODE	Example	L HERE CALL THERE		
	Before Instruction PC = address HERE After Instruction if FLAG<1> = 0, PC = address FALSE		Before Instruction PC = Address HERE After Instruction PC = Address THERE TOS = Address HERE+1		
	if FLAG<1> = 1,	CLRF	Clear f		
	PC = address TRUE	Syntax:	[label] CLRF f		
		Operands:	$0 \le f \le 127$		
		Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$		
		Status Affected:	Z		
		Encoding:	00 0001 1fff ffff		
		Description:	The contents of register 'f' are cleared and the Z bit is set.		
		Words:	1		
		Cycles:	1		
		Example	CLRF FLAG_REG		
			Before Instruction FLAG_REG=0x5A After Instruction FLAG_REG=0x00 Z =1		

INCFSZ	Increment f, Skip if 0	IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] INCFSZ f,d	Syntax:	[<i>label</i>] IORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ d \in [0,1]
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0	Operation:	(W) .OR. (f) \rightarrow (dest)
Status Affected:	None	Status Affected:	Z
Encoding:	00 1111 dfff ffff	Encoding:	00 0100 dfff ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.	Description: Words: Cycles:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. 1
Words:	1	Example	IORWF RESULT, 0
Cycles: Example	1(2) HERE INCESS CNT, 1		Before Instruction RESULT = 0x13 W = 0x91
	CONTINUE • • •		After Instruction RESULT = 0x13 W = 0x93
	Before Instruction		Z = 1
	PC = address HERE After Instruction CNT = CNT + 1 if CNT = 0, PC = address CONTINUE if CNT \neq 0, PC = address HERE +1		

IORLW	Inclusive OR Literal with W						
Syntax:	[label]	IORLW	' k				
Operands:	$0 \leq k \leq 255$						
Operation:	(W) .OR. $k \rightarrow$ (W)						
Status Affected:	Z						
Encoding:	11	1000	kkkk	kkkk			
Description:	The conte OR'ed with result is pl	nts of the h the eigh aced in t	W register nt bit literal he W regist	r is 'k'. The ter.			
Words:	1						
Cycles:	1						
Example	IORLW	0x35					
	Before In	structio	า				
	W	= 0)x9A				
	After Instruction						
	W	= ()xBF				
	Z	= 1	l				

MOVLW	Move Literal to W			
Syntax:	[label]	MOVLV	Vk	
Operands:	$0 \le k \le 2k$	55		
Operation:	$k \rightarrow (W)$			
Status Affected:	None			
Encoding:	11	00xx	kkkk	kkkk
Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.			
Words:	1			
Cycles:	1			
Example	MOVLW	0x5A		
	After Instruction			
	W	= 0	x5A	

MOVF	Move f				
Syntax:	[label]	MOVF	f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$				
Operation:	(f) \rightarrow (des	st)			
Status Affected:	Z				
Encoding:	00 1000 dfff ffff				
	moved to upon the tination is destinatio = 1 is use since stat	a destina status of W regis on is file r oful to tes tus flag Z	ation dep f d. If d = ter. If d = register f i st a file re Z is affect	endant 0, des- 1, the tself. d gister ed.	
Words:	1				
Cycles:	1				
Example	MOVF	FSR,	0		
	After Inst W Z	ruction = value = 1	e in FSR I	register	

NOP	No Operation			
Syntax:	[label]	NOP		
Operands:	None			
Operation:	No opera	ation		
Status Affected:	None			
Encoding:	00	0000	0xx0	0000
Description:	No operat	tion.	•	
Words:	1			
Cycles:	1			
Example	NOP			

MOVWF	Move W to f				
Syntax:	[<i>label</i>] MOVWF f				
Operands:	$0 \leq f \leq 127$				
Operation:	$(W) \to (f)$				
Status Affected:	None				
Encoding:	00 000	0	lfff	ffff	
Description:	Move data from W register to register 'f'.				
Words:	1				
Cycles:	1				
Example	MOVWF OPTION				
	Before Instruc	tion			
	OPTION	=	0xFF		
	W	=	0x4F		
	After Instruction	n			
	OPTION	=	0x4F		
	W	=	0x4F		

OPTION	Load Option Register			
Syntax:	[label]	OPTION	٧	
Operands:	None			
Operation:	$(W) \to OPTION$			
Status Affected:	None			
Encoding:	00	0000	0110	0010
Description:	The contents of the W register are loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it.			
Words:	1			
Cycles:	1			
Example				
	To mainta with futur not use th	in upwar e PIC MC iis instru	d compat CU produc ction.	ibility ts, do

RETFIE	Return from Interrupt				
Syntax:	[label]	RETFIE	1		
Operands:	None				
Operation:	$TOS \rightarrow PC, \\ 1 \rightarrow GIE$				
Status Affected:	None				
Encoding:	00	0000	0000	1001	
Description:	Return from and Top of the PC. Int setting Glo GIE (INTC instruction	m Interruj Stack (T terrupts a bbal Inter ON<7>).	ot. Stack is OS) is load re enabled rupt Enable This is a tw	POPed led in by bit, vo-cycle	
Words:	1				
Cycles:	2				
Example	RETFIE				
	After Inte	rrupt			
	PC	= T	OS		
	GIE	= 1			

RETURN	Return	from Su	Ibroutine	•
Syntax:	[label]	RETUR	N	
Operands:	None			
Operation:	$TOS \to F$	РС		
Status Affected:	None			
Encoding:	00	0000	0000	1000
Description:	Return fro POPed an is loaded i This is a ty	m subrou id the top nto the pr wo-cycle i	tine. The s of the stack ogram counstruction.	tack is k (TOS) ınter.
Words:	1			
Cycles:	2			
Example	RETURN			
	After Inte PC	errupt = T	OS	

RETLW	Return with Literal in W			
Syntax:	[<i>label</i>] RETLW k	S		
Operands:	$0 \le k \le 255$	0		
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC	0		
Status Affected:	None	S		
Encoding:	11 01xx kkkk kkkk	Е		
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	D		
Words:	1			
Cycles:	2			
Example	CALL TABLE;W contains table ;offset value . ;W now has table value	C E		
TABLE	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; RETLW kn ; End of table			
	Before Instruction			
	W = 0x07			
	After Instruction W = value of k8			

RLF	Rotate Left f through Carry				
yntax:	[<i>label</i>] RLF f,d				
perands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$				
peration:	See description below				
atus Affected:	C				
ncoding:	00 1101 dfff ffff				
escription:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.				
/ords:	1				
ycles:	1				
xample	RLF REG1,0				
	Before Instruction				
	REG1 = 1110 0110				
	$\mathbf{C} = 0$				
	After Instruction				
	REG1 = 1110 0110				
	$W = 1100 \ 1100$				
	C = 1				

RRF	Rotate Right f through Carry					
Syntax:	[label]	[<i>label</i>] RRF f,d				
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$					
Operation:	See description below					
Status Affected:	С					
Encoding:	00	1100	dff	f	ffff	
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.					
	C	 →	Regist	er f	┠╼	
Words:	1					
Cycles:	1					
Example	RRF		REG	1,0		
	Before Ins	tructio	า			
	REG1	= 1	L110	011	.0	
	С	= ()			
	After Instru	uction				
	REG1	= 1	L110	011	.0	
	W	= (0111	001	.1	
	С	= ()			

SLEEP

Syntax:	[label]	SLEEP			
Operands:	None				
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$				
Status Affected:	TO, PD				
Encoding:	00	0000	0110	0011	
Description:	The power-down status bit, <u>PD</u> is cleared. Timeout status bit, <u>TO</u> is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See Section 6.8 for more details.				
Words:	1				
Cycles:	1				
Example:	SLEEP				

SUBLW	Subtract W from Literal			
Syntax:	[label]	SUBLW	/ k	
Operands:	$0 \le k \le 25$	55		
Operation:	k - (W) \rightarrow	• (W)		
Status Affected:	C, DC, Z			
Encoding:	11	110x	kkkk kkkk	
Description:	The W reg plement m 'k'. The res	ister is s ethod) fr sult is pla	ubtracted (2's com- om the eight bit literal iced in the W register.	
Words:	1			
Cycles:	1			
Example 1:	SUBLW	0x02		
	Before In	structio	n	
	W	=	1	
	С	=	?	
	After Inst	ruction		
	W	=	1	
	С	=	1; result is positive	
Example 2:	Before In	structio	n	
	W	=	2	
	С	=	?	
	After Inst	ruction		
	W	=	0	
	С	=	1; result is zero	
Example 3:	Before In	structio	n	
	W	=	3	
	С	=	?	
	After Inst	ruction		
	W	=	0xFF	
	С	=	u; result is nega-	

tive

 \odot 1996-2013 Microchip Technology Inc.

9.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

9.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multi-project software development tool.

9.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily re configured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows environment were chosen to best make these features available to you, the end user.

9.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

10.2 DC Characteristics: PIC16C55X (Commercial, Industrial, Extended) PIC16LC55X(Commercial, Industrial, Extended) (Continued)

DC Characteristics			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial and $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial and $-40^{\circ}C \le TA \le +125^{\circ}C$ for automotiveOperating voltage VDD range as described in DC spec Table 10-1				
Param. No.	Sym	Characteristic	Min	Тур†	Max	Unit	Conditions
			Vdd-0.7	_	—	V	Iон=-2.5 mA, Vdd=4.5V, +125°С
D092		OSC2/CLKOUT	Vdd-0.7	_	—	V	IOH=-1.3 mA, VDD=4.5V, -40° to +85°С
		(RC only)	Vdd-0.7	_	—	V	IOH=-1.0 mA, VDD=4.5V, +125°С
*	Vod	Open-Drain High Voltage			10*	V	RA4 pin
		Capacitive Loading Specs on Output Pins					
D100	COSC 2	OSC2 pin			15	pF	In XT, HS and LP modes when external clock used to drive OSC1.
D101	Сю	All I/O pins/OSC2 (in RC mode)			50	pF	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16C55X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

© 1996-2013 Microchip Technology Inc.

10.4 Timing Diagrams and Specifications



FIGURE 10-6: EXTERNAL CLOCK TIMING

TABLE 10-1: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fos	External CLKIN Frequency ⁽¹⁾	DC		4	MHz	XT and RC osc mode, VDD=5.0V
			DC	—	20	MHz	HS osc mode
			DC	—	200	kHz	LP osc mode
		Oscillator Frequency ⁽¹⁾	DC	_	4	MHz	RC osc mode, VDD=5.0V
			0.1	—	4	MHz	XT osc mode
			1	—	20	MHz	HS osc mode
			DC	-	200	kHz	LP osc mode
1	Tosc	External CLKIN Period ⁽¹⁾	250	_	_	ns	XT and RC osc mode
			50	—	—	ns	HS osc mode
			5	—	—	μs	LP osc mode
		Oscillator Period ⁽¹⁾	250	-	_	ns	RC osc mode
			250	—	10,000	ns	XT osc mode
			50	—	1,000	ns	HS osc mode
			5	_		μs	LP osc mode
2	Тсу	Instruction Cycle Time ⁽¹⁾	1.0	Fos/4	DC	μs	TCY=FOS/4
3*	TosL,	External Clock in (OSC1) High or	100*	—	—	ns	XT osc mode
	TosH	Low Time	2*	—	—	μs	LP osc mode
			20*	—	—	ns	HS osc mode
4*	TosR,	External Clock in (OSC1) Rise or	25*	_	-	ns	XT osc mode
	TosF	Fall Time	50*	—	—	ns	LP osc mode
			15*	—	—	ns	HS osc mode

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0 V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

NOTES:

18-Lead Ceramic Dual In-line with Window (JW) - 300 mil (CERDIP)

For the most current package drawings, please see the Microchip Packaging Specification located Note: at http://www.microchip.com/packaging



	Units		INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		18			18		
Pitch	р		.100			2.54		
Top to Seating Plane	Α	.170	.183	.195	4.32	4.64	4.95	
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19	
Standoff	A1	.015	.023	.030	0.38	0.57	0.76	
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26	
Ceramic Pkg. Width	E1	.285	.290	.295	7.24	7.37	7.49	
Overall Length	D	.880	.900	.920	22.35	22.86	23.37	
Tip to Seating Plane	L	.125	.138	.150	3.18	3.49	3.81	
Lead Thickness	С	.008	.010	.012	0.20	0.25	0.30	
Upper Lead Width	B1	.050	.055	.060	1.27	1.40	1.52	
Lower Lead Width	В	.016	.019	.021	0.41	0.47	0.53	
Overall Row Spacing §	eB	.345	.385	.425	8.76	9.78	10.80	
Window Width	W1	.130	.140	.150	3.30	3.56	3.81	
Window Length	W2	.190	.200	.210	4.83	5.08	5.33	

Significant Characteristic JEDEC Equivalent: MO-036 Drawing No. C04-010

28-Lead Ceramic Dual In-line with Window (JW) - 300 mil (CERDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	INCHES*			MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.170	.183	.195	4.32	4.64	4.95
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19
Standoff	A1	.015	.023	.030	0.38	0.57	0.76
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Ceramic Pkg. Width	E1	.285	.290	.295	7.24	7.37	7.49
Overall Length	D	1.430	1.458	1.485	36.32	37.02	37.72
Tip to Seating Plane	L	.135	.140	.145	3.43	3.56	3.68
Lead Thickness	С	.008	.010	.012	0.20	0.25	0.30
Upper Lead Width	B1	.050	.058	.065	1.27	1.46	1.65
Lower Lead Width	В	.016	.019	.021	0.41	0.47	0.53
Overall Row Spacing §	eB	.345	.385	.425	8.76	9.78	10.80
Window Width	W1	.130	.140	.150	3.30	3.56	3.81
Window Length	W2	.290	.300	.310	7.37	7.62	7.87

Significant Characteristic JEDEC Equivalent: MO-058 Drawing No. C04-080

PICSTART Plus Entry Level Development Programmer 69
Port RB Interrupt
PORTA
PORTB
Power Control/Status Register (PCON)
Power-Down Mode (SLEEP)45
Power-On Reset (POR)
Power-up Timer (PWRT)
Prescaler
PRO MATE II Universal Device Programmer
Program Memory Organization

Q

R

RC Oscillator	
Reset	
RETFIE Instruction	62
RETLW Instruction	62
RETURN Instruction	62
RLF Instruction	62
RRF Instruction	63

S

Serialized Quick-Turnaround-Production (SQTP) Devices	7
SLEEP Instruction	. 63
Software Simulator (MPLAB SIM)	. 68
Special Features of the CPU	. 31
Special Function Registers	. 15
Stack	. 21
Status Register	. 17
SUBLW Instruction	. 63
SUBWF Instruction	. 64
SWAPF Instruction	. 64

т

Timer0	
TIMER0	47
TIMER0 (TMR0) Interrupt	
TIMER0 (TMR0) Module	47
TMR0 with External Clock	49
Timer1	
Switching Prescaler Assignment	51
Timing Diagrams and Specifications	81
TMR0 Interrupt	42
TRIS Instruction	64
TRISA	23
TRISB	25, 27
W	
Watchdog Timer (WDT)	43
WWW, On-Line Support	
x	
XORLW Instruction	65

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent
From). Name	
1 1011	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appl	ication (optional):	
Wou	ld you like a reply?YN	
Devi	ce:	Literature Number: DS40143E
Ques	stions:	
1. \	What are the best features of this document?	
-		
- 2. H	How does this document meet your hardware and softwar	re development needs?
_		
_		
3. E	Do you find the organization of this document easy to follo	ow? If not, why?
-		
-		
4. \	What additions to the document do you think would enhar	nce the structure and subject?
-		
5 \	What deletions from the document could be made without	affecting the overall usefulness?
0. 1		
-		
6. I	s there any incorrect or misleading information (what and	where)?
_		
-		
7. H	How would you improve this document?	
-		
-		