



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	5MHz
Connectivity	IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	6
Program Memory Size	1KB (1K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	8-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0113pb005sg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

16

n 🗖 IXYS Company

# **Register Map**

Table 8 lists an address map of the Z8 Encore! XP F0823 Series Register File. Not all devices and package styles in the Z8 Encore! XP F0823 Series support the ADC, nor all GPIO ports. Consider registers for unimplemented peripherals to be reserved.

Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page No.				
General-Purpose RAM								
Z8F0823/Z8F081	13 Devices							
000–3FF	General-Purpose Register File RAM	_	XX					
400-EFF	Reserved	_	XX					
Z8F0423/Z8F041	13 Devices							
000–3FF	General-Purpose Register File RAM		XX					
400–EFF	Reserved	_	XX					
Z8F0223/Z8F021	13 Devices							
000–1FF	General-Purpose Register File RAM		XX					
200–EFF	Reserved	_	XX					
Z8F0123/Z8F011	13 Devices							
000–0FF	General-Purpose Register File RAM		XX					
100-EFF	Reserved	_	XX					
Timer 0								
F00	Timer 0 High Byte	T0H	00	<u>84</u>				
F01	Timer 0 Low Byte	TOL	01	<u>84</u>				
F02	Timer 0 Reload High Byte	TORH	FF	<u>85</u>				
F03	Timer 0 Reload Low Byte	TORL	FF	<u>85</u>				
F04	Timer 0 PWM High Byte	TOPWMH	00	<u>86</u>				
F05	Timer 0 PWM Low Byte	TOPWML	00	<u>86</u>				
F06	Timer 0 Control 0	TOCTLO	00	<u>87</u>				
F07	Timer 0 Control 1	T0CTL1	00	<u>88</u>				
Timer 1								
F08	Timer 1 High Byte	T1H	00	<u>84</u>				
F09	Timer 1 Low Byte	T1L	01	<u>84</u>				

#### Table 8. Register File Address Map

Note: XX=Undefined.

**Note:** This register is only reset during a Power-On Reset sequence. Other System Reset events do not affect it.

Bit	7	6	5	4	3	2	1	0	
Field	Reserved	Rese	erved	VBO	Reserved	ADC	COMP	Reserved	
RESET	1	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		F80H							

Bit	Description
[7]	<b>Reserved</b> This bit is reserved and must be programmed to 1.
[6:5]	Reserved These bits are reserved and must be programmed to 00.
[4] VBO	Voltage Brown-Out Detector Disable This bit and the VBO_AO Flash option bit must both enable the VBO for the VBO to be active 0 = VBO enabled. 1 = VBO disabled.
[3]	<b>Reserved</b> This bit is reserved and must be programmed to 0.
[2] ADC	Analog-to-Digital Converter Disable 0 = Analog-to-Digital Converter enabled. 1 = Analog-to-Digital Converter disabled.
[1] COMP	Comparator Disable 0 = Comparator is enabled. 1 = Comparator is disabled.
[0]	<b>Reserved</b> This bit is reserved and must be programmed to 0.

32

An∎IXYS Company

Embedded in Life An TXYS Company

Port	Pin	Mnemonic	Alternate Function Description	Alternate Function Set Register AFS1
Port A <sup>1</sup>	PA0	T0IN/T0OUT	Timer 0 Input/Timer 0 Output Complement	N/A
		Reserved		-
	PA1	T0OUT	Timer 0 Output	-
		Reserved		-
	PA2	DE0	UART 0 Driver Enable	-
		Reserved		_
	PA3	CTS0	UART 0 Clear to Send	_
		Reserved		_
	PA4	RXD0/IRRX0	UART 0 / IrDA 0 Receive Data	_
		Reserved		_
	PA5	TXD0/IRTX0	UART 0 / IrDA 0 Transmit Data	_
		Reserved		_
	PA6	T1IN/T1OUT <sup>2</sup>	Timer 1 Input/Timer 1 Output Complement	_
		Reserved		_
	PA7	T1OUT	Timer 1 Output	_
		Reserved		_

#### Table 17. Port Alternate Function Mapping (Non 8-Pin Parts)

Notes:

 Because there is only a single alternate function for each Port A pin, the Alternate Function Set registers are not implemented for Port A. Enabling alternate function selections as described in the <u>Port A–C Alternate Function</u> <u>Subregisters</u> section on page 43 automatically enables the associated alternate function.

2. Whether PA0/PA6 take on the timer input or timer output complement function depends on the timer configuration as described in the <u>Timer Pin Signal Operation</u> section on page 83.

 Because there are at most two choices of alternate function for any pin of Port B, the Alternate Function Set register AFS2 is implemented but not used to select the function. Also, alternate function selection as described in the <u>Port A–C Alternate Function Subregisters</u> section on page 43 must also be enabled.

4. V<sub>REF</sub> is available on PB5 in 28-pin products only.

 Because there are at most two choices of alternate function for any pin of Port C, the Alternate Function Set register AFS2 is implemented but not used to select the function. Also, Alternate Function selection as described in the <u>Port A–C Alternate Function Subregisters</u> section on page 43 must also be enabled.

6. V<sub>REF</sub> is available on PC2 in 20-pin parts only.

### LED Drive Level High Register

The LED Drive Level registers contain two control bits for each Port C pin (Table 33). These two bits select between four programmable drive levels. Each pin is individually programmable.

Bit	7	6	5	4	3	2	1	0					
Field		LEDLVLH[7:0]											
RESET	0	0	0	0	0	0	0	0					
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Address				F8	F83H								

### Table 33. LED Drive Level High Register (LEDLVLH)

Bit	Description
[7:0]	LED Level High Bit
LEDLVLH	{LEDLVLH, LEDLVLL} select one of four programmable current drive levels for each Port C
	pin.
	00 = 3 mA.
	01= 7 mA.
	10= 13mA.
	11= 20mA.

52

Embedded in Life

n 🖬 IXYS Company

ILO G Embedded in Life

■IXYS Company

53

### LED Drive Level Low Register

The LED Drive Level registers contain two control bits for each Port C pin (Table 34). These two bits select between four programmable drive levels. Each pin is individually programmable.

Bit	7	6	5	4	3	2	1	0	
Field		LEDLVLL[7:0]							
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address				F8	4H				

### Table 34. LED Drive Level Low Register (LEDLVLL)

 Bit
 Description

 [7:0]
 LED Level High Bit

 LEDLVLL
 {LEDLVLH, LEDLVLL} select one of four programmable current drive levels for each Port C pin.

 00 = 3mA.
 01 = 7mA.

 10 = 13mA.
 11 = 20mA.

<b>Z</b> 8	Encore! XP <sup>®</sup>	F0823	Series
	Product	Specif	ication

nbedded in Life

n 🗖 IXYS Company

56

## Architecture

Figure 8 displays the interrupt controller block diagram.



Figure 8. Interrupt Controller Block Diagram

### Operation

This section describes the operational aspects of the following functions.

Master Interrupt Enable: see page 56

Interrupt Vectors and Priority: see page 57

Interrupt Assertion: see page 57

Software Interrupt Assertion: see page 58

Watchdog Timer Interrupt Assertion: see page 58

### **Master Interrupt Enable**

The master interrupt enable bit (IRQE) in the Interrupt Control Register globally enables and disables interrupts.

Interrupts are globally enabled by any of the following actions:

• Execution of an Enable Interrupt (EI) instruction

### Embedded in Life An TIXYS Company

Also, if the Timer Output alternate function is enabled, the Timer Output pin changes state for one system clock cycle (from Low to High or from High to Low) upon timer reload. If it is appropriate to have the Timer Output make a state change at a One-Shot time-out (rather than a single cycle pulse), first set the TPOL bit in the Timer Control Register to the start value before enabling ONE-SHOT Mode. After starting the timer, set TPOL to the opposite bit value.

Observe the following steps to configure a timer for ONE-SHOT Mode and initiating the count:

- 1. Write to the Timer Control Register to:
  - Disable the timer
  - Configure the timer for ONE-SHOT Mode
  - Set the prescale value
  - Set the initial output level (High or Low) if using the Timer Output alternate function
- 2. Write to the Timer High and Low Byte registers to set the starting count value.
- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 5. If using the Timer Output function, configure the associated GPIO port pin for the Timer Output alternate function.
- 6. Write to the Timer Control Register to enable the timer and initiate counting.

In ONE-SHOT Mode, the system clock always provides the timer input. The timer period is computed via the following equation:

ONE-SHOT Mode Time-Out Period (s) = (Reload Value – Start Value) × Prescale System Clock Frequency (Hz)

### **CONTINUOUS Mode**

In CONTINUOUS Mode, the timer counts up to the 16-bit reload value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon reaching the reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes. Also, if the Timer Output alternate function is enabled, the Timer Output pin changes state (from Low to High or from High to Low) at timer reload.

Observe the following steps to configure a timer for CONTINUOUS Mode and to initiate the count:

nbedded in Life

73

enabled, the Timer Output pin changes state (from Low to High or from High to Low) at timer reload.

Observe the following steps to configure a timer for COUNTER Mode and initiating the count:

- 1. Write to the Timer Control Register to:
  - Disable the timer.
  - Configure the timer for COUNTER Mode.
  - Select either the rising edge or falling edge of the Timer Input signal for the count. This selection also sets the initial logic level (High or Low) for the Timer Output alternate function. However, the Timer Output function is not required to be enabled.
- 2. Write to the Timer High and Low Byte registers to set the starting count value. This only affects the first pass in COUNTER Mode. After the first timer reload in COUNTER Mode, counting always begins at the reset value of 0001H. In COUNTER Mode the Timer High and Low Byte registers must be written with the value 0001H.
- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 5. Configure the associated GPIO port pin for the Timer Input alternate function.
- 6. If using the Timer Output function, configure the associated GPIO port pin for the Timer Output alternate function.
- 7. Write to the Timer Control Register to enable the timer.

In COUNTER Mode, the number of timer input transitions since the timer start is computed via the following equation:

COUNTER Mode Timer Input Transitions = Current Count Value – Start Value

### **COMPARATOR COUNTER Mode**

In COMPARATOR COUNTER Mode, the timer counts input transitions from the analog comparator output. The TPOL bit in the Timer Control Register selects whether the count occurs on the rising edge or the falling edge of the comparator output signal. In COMPAR-ATOR COUNTER Mode, the prescaler is disabled.

#### ilog Embedded in Life An∎IXYS Company 80

- 4. Clear the Timer PWM High and Low Byte registers to 0000H. Clearing these registers allows the software to determine if interrupts were generated by either a capture or a reload event. If the PWM High and Low Byte registers still contain 0000H after the interrupt, the interrupt was generated by a reload.
- 5. Enable the timer interrupt, if appropriate, and set the timer interrupt priority by writing to the relevant interrupt registers. By default, the timer interrupt is generated for both input capture and reload events. If appropriate, configure the timer interrupt to be generated only at the input capture event or the reload event by setting TICONFIG field of the TxCTL1 Register.
- 6. Configure the associated GPIO port pin for the Timer Input alternate function.
- 7. Write to the Timer Control Register to enable the timer and initiate counting.

In CAPTURE Mode, the elapsed time from timer start to capture event can be calculated using the following equation:

Capture Elapsed Time (s) = (Capture Value – Start Value) × Prescale System Clock Frequency (Hz)

### **COMPARE Mode**

In COMPARE Mode, the timer counts up to the 16-bit maximum compare value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon reaching the compare value, the timer generates an interrupt and counting continues (the timer value is not reset to 0001H). Also, if the Timer Output alternate function is enabled, the Timer Output pin changes state (from Low to High or from High to Low) upon compare.

If the Timer reaches FFFFH, the timer rolls over to 0000H and continue counting. Observe the following steps to configure a timer for COMPARE Mode and to initiate the count:

- 1. Write to the Timer Control Register to:
  - Disable the timer
  - Configure the timer for COMPARE Mode
  - Set the prescale value
  - Set the initial logic level (High or Low) for the Timer Output alternate function, if appropriate
- 2. Write to the Timer High and Low Byte registers to set the starting count value.
- 3. Write to the Timer Reload High and Low Byte registers to set the compare value.
- 4. Enable the timer interrupt, if appropriate, and set the timer interrupt priority by writing to the relevant interrupt registers.

Iloa 84

ded in Life

causes the value in TxL to be stored in a temporary holding register. A read from TxL always returns this temporary register when the timers are enabled. When the timer is disabled, reads from the TxL reads the register directly.

Writing to the Timer High and Low Byte registers while the timer is enabled is not recommended. There are no temporary holding registers available for write operations, so simultaneous 16-bit writes are not possible. If either the Timer High or Low Byte registers are written during counting, the 8-bit written value is placed in the counter (High or Low Byte) at the next clock edge. The counter continues counting from the new value.

Bit	7	6	5	4	3	2	1	0	
Field		ТН							
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		F00H, F08H							

Table 51. Timer 0–1 High Byte Register (TxH)

#### Table 52. Timer 0–1 Low Byte Register (TxL)

Bit	7	6	5	4	3	2	1	0
Field	TL TL							
RESET	0	0	0	0	0	0	0	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	F01H, F09H							

F- 01				
[7:0]	Timer	Lindh	and	LV+AC

TH. TL These 2 bytes, {TH[7:0], TL[7:0]}, contain the current 16-bit timer count value.

### **Timer Reload High and Low Byte Registers**

The Timer 0–1 Reload High and Low Byte (TxRH and TxRL) registers (Table 53 and Table 54) store a 16-bit reload value, {TRH[7:0], TRL[7:0]}. Values written to the Timer Reload High Byte register are stored in a temporary holding register. When a write to the Timer Reload Low Byte register occurs, the temporary holding register value is written to the Timer High Byte register. This operation allows simultaneous updates of the 16-bit Timer reload value. In COMPARE Mode, the Timer Reload High and Low Byte registers store the 16-bit compare value.

> ilog Embedded in Life An IXYS Company 85

			-	-			-					
Bit	7	6	5	4	3	2	1	0				
Field		TRH										
RESET	1	1	1	1	1	1	1	1				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Address	F02H, F0AH											

### Table 53. Timer 0–1 Reload High Byte Register (TxRH)

#### Table 54. Timer 0–1 Reload Low Byte Register (TxRL)

Bit	7	6	5	4	3	2	1	0
Field				TF	RL			
RESET	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				F03H,	F0BH			
Bit	Descriptio	n						
[7]								
[6]								
[5]								
[4]								
[3]								
[2]								
[1]								
[0]								

TRH and TRL—Timer Reload Register High and Low

These two bytes form the 16-bit reload value, {TRH[7:0], TRL[7:0]}. This value sets the maximum count value which initiates a timer reload to 0001H. In COMPARE Mode, these two bytes form the 16-bit compare value.

nbedded in Life

101

- Set or clear CTSE to enable or disable control from the remote receiver using the  $\overline{\text{CTS}}$  pin.
- 8. Execute an EI instruction to enable interrupts.

The UART is now configured for interrupt-driven data transmission. Because the UART Transmit Data Register is empty, an interrupt is generated immediately. When the UART Transmit interrupt is detected, the associated interrupt service routine (ISR) performs the following:

1. Write the UART Control 1 Register to select the multiprocessor bit for the byte to be transmitted:

Set the Multiprocessor Bit Transmitter (MPBT) if sending an address byte, clear it if sending a data byte.

- 2. Write the data byte to the UART Transmit Data Register. The transmitter automatically transfers the data to the Transmit Shift register and transmits the data.
- 3. Clear the UART Transmit interrupt bit in the applicable Interrupt Request register.
- 4. Execute the IRET instruction to return from the interrupt-service routine and wait for the Transmit Data Register to again become empty.

### **Receiving Data Using the Polled Method**

Observe the following steps to configure the UART for polled data reception:

- 1. Write to the UART Baud Rate High and Low Byte registers to set an acceptable baud rate for the incoming data stream.
- 2. Enable the UART pin functions by configuring the associated GPIO port pins for alternate function operation.
- 3. Write to the UART Control 1 Register to enable MULTIPROCESSOR Mode functions, if appropriate.
- 4. Write to the UART Control 0 Register to:
  - Set the receive enable bit (REN) to enable the UART for data reception
  - Enable parity, if appropriate and if Multiprocessor mode is not enabled, and select either even or odd parity
- 5. Check the RDA bit in the UART Status 0 Register to determine if the Receive Data Register contains a valid data byte (indicated by a 1). If RDA is set to 1 to indicate available data, continue to <u>Step 6</u>. If the Receive Data Register is empty (indicated by a 0), continue to monitor the RDA bit awaiting reception of the valid data.
- 6. Read data from the UART Receive Data Register. If operating in MULTIPROCES-SOR (9-bit) Mode, further actions may be required depending on the MULTIPRO-CESSOR Mode bits MPMD[1:0].

#### ilog<sup>°</sup> Embedded in Life An TIXYS Company 158



Figure 24. Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface, # 2 of 2

### **DEBUG Mode**

The operating characteristics of the devices in DEBUG Mode are:

- The eZ8 CPU fetch unit stops, idling the eZ8 CPU, unless directed by the OCD to execute specific instructions
- The system clock operates unless in STOP Mode
- All enabled on-chip peripherals operate unless in STOP Mode
- Automatically exits HALT Mode
- Constantly refreshes the Watchdog Timer, if enabled.

### **Entering DEBUG Mode**

The device enters DEBUG Mode following the operations below:

- The device enters DEBUG Mode after the eZ8 CPU executes a BRK (breakpoint) instruction
- If the DBG pin is held Low during the most recent clock cycle of System Reset, the part enters DEBUG Mode upon exiting System Reset

• Note: Holding the DBG pin Low for an additional 5000 (minimum) clock cycles after reset (making sure to account for any specified frequency error if using an internal oscillator) prevents a false interpretation of an autobaud sequence (see the <u>OCD Autobaud Detector/</u><u>Generator section on page 159</u>).

163

ilog Ibedded in Life

In the following list of OCD Commands, data and commands sent from the host to the OCD are identified by 'DBG  $\leftarrow$  Command/Data'. Data sent from the OCD back to the host is identified by 'DBG  $\rightarrow$  Data'.

**Read OCD Revision (00H).** The Read OCD Revision command determines the version of the OCD. If OCD commands are added, removed, or changed, this revision number changes.

```
DBG \leftarrow 00H
DBG \rightarrow OCDRev[15:8] (Major revision number)
DBG \rightarrow OCDRev[7:0] (Minor revision number)
```

**Read OCD Status Register (02H).** The Read OCD Status Register command reads the OCDSTAT Register.

```
DBG \leftarrow 02H
DBG \rightarrow OCDSTAT[7:0]
```

**Read Runtime Counter (03H).** The Runtime Counter counts system clock cycles in between breakpoints. The 16-bit Runtime Counter counts up from 0000H and stops at the maximum count of FFFFH. The Runtime Counter is overwritten during the Write Memory, Read Memory, Write Register, Read Register, Read Memory CRC, Step Instruction, Stuff Instruction, and Execute Instruction commands.

```
DBG \leftarrow 03H
DBG \rightarrow RuntimeCounter[15:8]
DBG \rightarrow RuntimeCounter[7:0]
```

Write OCD Control Register (04H). The Write OCD Control Register command writes the data that follows to the OCDCTL register. When the Flash Read Protect Option Bit is enabled, the DBGMODE bit (OCDCTL[7]) can only be set to 1, it cannot be cleared to 0 and the only method of returning the device to normal operating mode is to reset the device.

```
DBG \leftarrow 04H
DBG \leftarrow OCDCTL[7:0]
```

**Read OCD Control Register (05H).** The Read OCD Control Register command reads the value of the OCDCTL register.

```
DBG \leftarrow 05H
DBG \rightarrow OCDCTL[7:0]
```

**Write Program Counter (06H).** The Write Program Counter command writes the data that follows to the eZ8 CPU's Program Counter (PC). If the device is not in DEBUG Mode or if the Flash Read Protect Option bit is enabled, the Program Counter (PC) values are discarded.

```
DBG ← 06H
DBG ← ProgramCounter[15:8]
DBG ← ProgramCounter[7:0]
```



## eZ8 CPU Instruction Set

This chapter describes the following features of the eZ8 CPU instruction set: <u>Assembly Language Programming Introduction</u>: see page 174 <u>Assembly Language Syntax</u>: see page 175

eZ8 CPU Instruction Notation: see page 176

eZ8 CPU Instruction Classes: see page 178

eZ8 CPU Instruction Summary: see page 182

### **Assembly Language Programming Introduction**

The eZ8 CPU assembly language provides a means for writing an application program without concern for actual memory addresses or machine instruction formats. A program written in assembly language is called a source program. Assembly language allows the use of symbolic addresses to identify memory locations. It also allows mnemonic codes (opcodes and operands) to represent the instructions themselves. The opcodes identify the instruction while the operands represent memory locations, registers, or immediate data values.

Each assembly language program consists of a series of symbolic commands called *statements*. Each statement can contain labels, operations, operands, and comments.

Labels are assigned to a particular instruction step in a source program. The label identifies that step in the program as an entry point for use by other instructions.

The assembly language also includes assembler directives that supplement the machine instruction. The assembler directives, or pseudo-ops, are not translated into a machine instruction. Rather, the pseudo-ops are interpreted as directives that control or assist the assembly process.

The source program is processed (assembled) by the assembler to obtain a machine language program called the object code. The object code is executed by the eZ8 CPU. An example segment of an assembly language program is detailed in the following example.

ilog° Embedded in Life An∎IXYS Company

189

Assembly			ress ode	_ Opcode(s)			Fla	ags			Fetch	Instr.
Mnemonic	Symbolic Operation	dst	src	(Hex)		Ζ	S	۷	D	Н	Cycles	
SBC dst, src	$dst \gets dst - src - C$	r	r	32	*	*	*	*	1	*	2	3
		r	lr	33	-						2	4
	-	R	R	34	-						3	3
	-	R	IR	35	-						3	4
		R	IM	36	_						3	3
	-	IR	IM	37	-						3	4
SBCX dst, src	$dst \gets dst - src - C$	ER	ER	38	*	*	*	*	1	*	4	3
	-	ER	IM	39	-						4	3
SCF	C ← 1			DF	1	-	_	-	_	-	1	2
SRA dst	**	R		D0	*	*	*	0	_	-	2	2
	D7_D6_D5_D4_D3_D2_D1_D0 ► C dst	IR		D1	-						2	3
SRL dst	0 - <b>▶</b> D7 D6 D5 D4 D3 D2 D1 D0 - ▶ C	R		1F C0	*	*	0	*	_	_	3	2
	dst	IR		1F C1	-						3	3
SRP src	$RP \leftarrow src$		IM	01	_	_	_	_	_	_	2	2
STOP	STOP Mode			6F	-	_	_	-	_	_	1	2
SUB dst, src	$dst \leftarrow dst - src$	r	r	22	*	*	*	*	1	*	2	3
	-	r	lr	23	-						2	4
	-	R	R	24	-						3	3
	-	R	IR	25	-						3	4
		R	IM	26	-						3	3
		IR	IM	27	-						3	4
SUBX dst, src	$dst \leftarrow dst - src$	ER	ER	28	*	*	*	*	1	*	4	3
		ER	IM	29	-						4	3
SWAP dst	$dst[7:4] \leftrightarrow dst[3:0]$	R		F0	Х	*	*	Х	_	_	2	2
	•	IR		F1	-						2	3

#### Table 118. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation:

\* = Value is a function of the result of the operation.

- = Unaffected.

X = Undefined.

0 = Reset to 0.

1 =Set to 1.



							Lo	ower Nil	bble (He	x)						
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0	1.1 BRK	2.2 SRP IM	2.3 <b>ADD</b> r1,r2	2.4 <b>ADD</b> r1,lr2	3.3 <b>ADD</b> R2,R1	3.4 <b>ADD</b> IR2,R1	3.3 <b>ADD</b> R1,IM	3.4 ADD IR1,IM	4.3 ADDX ER2,ER1	4.3 ADDX IM,ER1	2.3 <b>DJNZ</b> r1,X	2.2 <b>JR</b> cc,X	2.2 <b>LD</b> r1,IM	3.2 <b>JP</b> cc,DA	1.2 <b>INC</b> r1	1.2 NOP
1	2.2 <b>RLC</b> R1	2.3 <b>RLC</b> IR1	2.3 ADC r1,r2	2.4 ADC r1,lr2	3.3 ADC R2,R1	3.4 ADC IR2,R1	3.3 ADC R1,IM	3.4 ADC IR1,IM	4.3 ADCX ER2,ER1	4.3 ADCX IM,ER1						See 2nd Opcode Map
2	2.2 INC R1	2.3 INC IR1	2.3 <b>SUB</b> r1,r2	2.4 SUB r1,lr2	3.3 <b>SUB</b> R2,R1	3.4 SUB IR2,R1	3.3 <b>SUB</b> R1,IM	3.4 SUB IR1,IM	4.3 <b>SUBX</b> ER2,ER1	4.3 <b>SUBX</b> IM,ER1						1
3	2.2 DEC R1	2.3 DEC IR1	2.3 SBC r1,r2	2.4 SBC r1,lr2	3.3 SBC R2,R1	3.4 SBC IR2,R1	3.3 SBC R1,IM	3.4 SBC IR1,IM	4.3 <b>SBCX</b> ER2,ER1	4.3 SBCX						
4	2.2 DA R1	2.3 DA IR1	2.3 <b>OR</b>	2.4 OR	3.3 OR R2,R1	3.4 <b>OR</b>	3.3 <b>OR</b>	3.4 <b>OR</b>	4.3 ORX ER2,ER1	4.3 ORX						
5	2.2 <b>POP</b> R1	2.3 <b>POP</b>	r1,r2 2.3 AND	r1,lr2 2.4 AND	3.3 AND R2,R1	3.4 AND	81,IM 3.3 <b>AND</b>	3.4 AND	4.3 ANDX	4.3 ANDX						1.2 WDT
6	2.2 COM	IR1 2.3 COM	r1,r2 2.3 TCM	r1,lr2 2.4 TCM	3.3 TCM	3.4 TCM	81,IM 3.3 <b>TCM</b>	3.4 TCM	4.3 <b>TCMX</b>	4.3 <b>TCMX</b>						1.2 STOP
7	R1 2.2 <b>PUSH</b> R2	IR1 2.3 <b>PUSH</b> IR2	r1,r2 2.3 <b>TM</b>	r1,lr2 2.4 <b>TM</b>	R2,R1 3.3 <b>TM</b>	IR2,R1 3.4 <b>TM</b>	R1,IM 3.3 <b>TM</b>	IR1,IM 3.4 <b>TM</b>	ER2,ER1 4.3 <b>TMX</b>	4.3 <b>TMX</b>						1.2 HALT
8	2.5 DECW RR1	2.6 DECW IRR1	r1,r2 2.5 LDE	r1,lr2 2.9 <b>LDEI</b>	R2,R1 3.2 LDX	IR2,R1 3.3 LDX	R1,IM 3.4 LDX	IR1,IM 3.5 <b>LDX</b>	3.4 LDX	IM,ER1 3.4 LDX						1.2 <b>DI</b>
9	2.2 RL R1	2.3 RL IR1	r1,Irr2 2.5 LDE	2.9 LDEI Ir2,Irr1	r1,ER2 3.2 LDX r2,ER1	Ir1,ER2 3.3 LDX Ir2,ER1	3.4 LDX R2,IRR1	IRR2,IR1 3.5 <b>LDX</b> IR2,IRR1	r1,rr2,X 3.3 LEA r1,r2,X	3.5 <b>LEA</b>						1.2 El
A	2.5 INCW RR1	2.6 INCW	r2,Irr1 2.3 <b>CP</b> r1,r2	2.4 <b>CP</b> r1,lr2	3.3 <b>CP</b> R2,R1	3.4 <b>CP</b> IR2,R1	3.3 CP R1,IM	3.4 CP IR1,IM	4.3 CPX ER2,ER1	4.3 CPX IM,ER1						1.4 RET
в	2.2 CLR R1	2.3 CLR IR1	2.3 XOR r1,r2	2.4 XOR r1,lr2	3.3 XOR R2,R1	3.4 XOR IR2,R1	3.3 <b>XOR</b> R1,IM	3.4 XOR IR1,IM	4.3 <b>XORX</b> ER2,ER1	4.3 <b>XORX</b> IM,ER1						1.5 IRET
С	2.2 RRC R1	2.3 RRC IR1	2.5 LDC r1,lrr2	2.9 LDCI lr1,lrr2	2.3 JP IRR1	2.9 LDC lr1,lrr2	IXT,IW	3.4 LD r1,r2,X	3.2 PUSHX ER2							1.2 RCF
D	2.2 SRA R1	2.3 SRA IR1	2.5 LDC r2,Irr1	2.9 LDCI lr2,lrr1	2.6	2.2 BSWAP R1	3.3 CALL DA	3.4 LD r2,r1,X	3.2 <b>POPX</b> ER1							1.2 SCF
E	2.2 <b>RR</b> R1	2.3 <b>RR</b> IR1	2.2 BIT p,b,r1	2.3 LD r1,lr2	3.2 LD R2,R1	3.3 LD IR2,R1	3.2 LD R1,IM	3.3 LD IR1,IM	4.2 LDX ER2,ER1	4.2 LDX IM,ER1						1.2 CCF
F	2.2 SWAP R1	2.3 SWAP IR1	2.6 TRAP Vector	2.3 LD lr1,r2	2.8 MULT RR1	3.3 LD R2,IR1	3.3 <b>BTJ</b> p,b,r1,X	3.4 <b>BTJ</b> p,b,lr1,X			V	┥	V	▼	V	

Figure 27. First Opcode Map

### Embedded in Life An IXYS Company 197

## **DC Characteristics**

Table 121 lists the DC characteristics of the Z8 Encore! XP F0823 Series products. All voltages are referenced to  $V_{SS}$ , the primary system ground.

T <sub>A</sub> = -40°C to +105°C (unless otherwise specified)										
Symbol	Parameter	Minimum	Typical	Maximum	Units	Conditions				
V <sub>DD</sub>	Supply Voltage	2.7	_	3.6	V					
V <sub>IL1</sub>	Low Level Input Voltage	-0.3	-	0.3*V <sub>DD</sub>	V					
V <sub>IH1</sub>	High Level Input Voltage	0.7*V <sub>DD</sub>	-	5.5	V	For all input pins without analog or oscillator function. For all sig- nal pins on the 8-pin devices. Programmable pull-ups must also be disabled.				
V <sub>IH2</sub>	High Level Input Voltage	0.7*V <sub>DD</sub>	-	V <sub>DD</sub> +0.3	V	For those pins with analog or oscillator function (20-/28-pin devices only), or when pro- grammable pull-ups are enabled.				
V <sub>OL1</sub>	Low Level Output Voltage	-	-	0.4	V	I <sub>OL</sub> = 2mA; V <sub>DD</sub> = 3.0V High Output Drive disabled.				
V <sub>OH1</sub>	High Level Output Voltage	2.4	-	-	V	$I_{OH} = -2mA; V_{DD} = 3.0V$ High Output Drive disabled.				
V <sub>OL2</sub>	Low Level Output Voltage	-	-	0.6	V	$I_{OL}$ = 20mA; $V_{DD}$ = 3.3 V High Output Drive enabled.				
V <sub>OH2</sub>	High Level Output Voltage	2.4	-	-	V	I <sub>OH</sub> = -20mA; V <sub>DD</sub> = 3.3 V High Output Drive enabled.				
I <sub>IH</sub>	Input Leakage Cur- rent	-	<u>+</u> 0.002	<u>+</u> 5	μA	$V_{IN} = V_{DD}$ $V_{DD} = 3.3 V$				
I <sub>IL</sub>	Input Leakage Cur- rent	-	<u>+</u> 0.007	<u>+</u> 5	μA	$V_{IN} = V_{SS}$ $V_{DD} = 3.3 V$				
I <sub>TL</sub>	Tristate Leakage Current	-	-	<u>+</u> 5	μA					

Table 121.	DC	Characteristics
		•

Notes:

1. This condition excludes all pins that have on-chip pull-ups, when driven Low.

2. These values are provided for design guidance only and are not tested in production.



#### $V_{DD} = 3.0 V \text{ to } 3.6 V$ $T_A = 0^{\circ}C$ to +70°C (unless otherwise stated) Symbol Parameter **Maximum Units Conditions** Minimum Typical As defined by -3 dB Signal Input Bandwidth 10 kHz \_ point Analog Source Impedance<sup>4</sup> kW In unbuffered mode $R_S$ 10 \_ \_ Zin kW In unbuffered mode at Input Impedance 150 20MHz<sup>5</sup> Vin Input Voltage Range 0 $V_{DD}$ V **Unbuffered Mode**

Table 128. Analog-to-Digital Converter Electrical Characteristics and Timing (Continued)

Notes:

1. Analog source impedance affects the ADC offset voltage (because of pin leakage) and input settling time.

2. Devices are factory calibrated at  $V_{DD}$  = 3.3 V and  $T_A$  = +30°C, so the ADC is maximally accurate under these conditions.

3. LSBs are defined assuming 10-bit resolution.

4. This is the maximum recommended resistance seen by the ADC input pin.

5. The input impedance is inversely proportional to the system clock frequency.

V <sub>DD</sub> = 2.7V to 3.6V T <sub>A</sub> = -40°C to +105°C									
Symbol	Parameter	Minimum	Typical	Maximum	Units	Conditions			
V <sub>OS</sub>	Input DC Offset		5		mV				
V <sub>CREF</sub>	Programmable Internal Reference Voltage		<u>+</u> 5		%	20-/28-pin devices			
			<u>+</u> 3		%	8-pin devices			
T <sub>PROP</sub>	Propagation Delay		200		ns				
V <sub>HYS</sub>	Input Hysteresis		4		mV				
V <sub>IN</sub>	Input Voltage Range	V <sub>SS</sub>		V <sub>DD</sub> -1	V				

#### Table 129. Comparator Electrical Characteristics

### General Purpose I/O Port Input Data Sample Timing

Figure 29 displays a timing sequence for the GPIO port input sampling. The input value on a GPIO port pin is sampled on the rising edge of the system clock. The port value is

> ilog Embedded in Life An IXYS Company 213

Part Number	Flash RAM	I/O Lines	Interrupts	16-Bit Timers w/PWM	10-Bit A/D Channels	UART with IrDA	Description
Z8 Encore! XP F0823	Series with 4	KB FI	ash, 10	)-Bit An	alog-t	o-Digi	tal Converter
Standard Temperatur	re: 0°C to 70°	C					
Z8F0423PB005SG	4 KB 1 KB	6	12	2	4	1	PDIP 8-pin package
Z8F0423QB005SG	4 KB 1 KB	6	12	2	4	1	QFN 8-pin package
Z8F0423SB005SG	4 KB 1 KB	6	12	2	4	1	SOIC 8-pin package
Z8F0423SH005SG	4 KB 1 KB	16	18	2	7	1	SOIC 20-pin package
Z8F0423HH005SG	4 KB 1 KB	16	18	2	7	1	SSOP 20-pin package
Z8F0423PH005SG	4 KB 1 KB	16	18	2	7	1	PDIP 20-pin package
Z8F0423SJ005SG	4 KB 1 KB	22	18	2	8	1	SOIC 28-pin package
Z8F0423HJ005SG	4 KB 1 KB	22	18	2	8	1	SSOP 28-pin package
Z8F0423PJ005SG	4 KB 1 KB	22	18	2	8	1	PDIP 28-pin package
Extended Temperatu	re: -40°C to 1	05°C					
Z8F0423PB005EG	4 KB 1 KB	6	12	2	4	1	PDIP 8-pin package
Z8F0423QB005EG	4 KB 1 KB	6	12	2	4	1	QFN 8-pin package
Z8F0423SB005EG	4 KB 1 KB	6	12	2	4	1	SOIC 8-pin package
Z8F0423SH005EG	4 KB 1 KB	16	18	2	7	1	SOIC 20-pin package
Z8F0423HH005EG	4 KB 1 KB	16	18	2	7	1	SSOP 20-pin package
Z8F0423PH005EG	4 KB 1 KB	16	18	2	7	1	PDIP 20-pin package
Z8F0423SJ005EG	4 KB 1 KB	22	18	2	8	1	SOIC 28-pin package
Z8F0423HJ005EG	4 KB 1 KB	22	18	2	8	1	SSOP 28-pin package
Z8F0423PJ005EG	4 KB 1 KB	22	18	2	8	1	PDIP 28-pin package

### Table 135. Z8 Encore! XP F0823 Series Ordering Matrix (Continued)