



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | eZ8 |
| Core Size | 8-Bit |
| Speed | 5MHz |
| Connectivity | IrDA, UART/USART |
| Peripherals | Brown-out Detect/Reset, LED, POR, PWM, WDT |
| Number of I/O | 6 |
| Program Memory Size | 4KB (4K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 8-SOIC (0.154", 3.90mm Width) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/z8f0413sb005sg |

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- 2.7V to 3.6V operating voltage
- Up to thirteen 5 V-tolerant input pins
- 8-, 20-, and 28-pin packages
- 0° C to +70°C and -40°C to +105°C for operating temperature ranges

Part Selection Guide

Table 1 lists the basic features and package styles available for each device within the Z8 Encore! $XP^{\text{®}}$ F0823 Series product line.

| Part Number | Flash (KB) | RAM (B) | I/O | ADC Inputs | Packages |
|----------------|---------------|------------|------|---------------|----------------------|
| Z8F0823 | 8 | 1024 | 6–22 | 4–8 | 8-, 20-, and 28-pins |
| Z8F0813 | 8 | 1024 | 6–24 | 0 | 8-, 20-, and 28-pins |
| Z8F0423 | 4 | 1024 | 6–22 | 4–8 | 8-, 20-, and 28-pins |
| Z8F0413 | 4 | 1024 | 6–24 | 0 | 8-, 20-, and 28-pins |
| Z8F0223 | 2 | 512 | 6–22 | 4–8 | 8-, 20-, and 28-pins |
| Z8F0213 | 2 | 512 | 6–24 | 0 | 8-, 20-, and 28-pins |
| Z8F0123 | 1 | 256 | 6–22 | 4–8 | 8-, 20-, and 28-pins |
| Z8F0113 | 1 | 256 | 6–24 | 0 | 8-, 20-, and 28-pins |

Table 1. F0823 Series Family Part Selection Guide

34

Architecture

Figure 7 displays a simplified block diagram of a GPIO port pin. In this figure, the ability to accommodate alternate functions and variable port current drive strength is not displayed.





GPIO Alternate Functions

Many of the GPIO port pins are used for general-purpose I/O and access to on-chip peripheral functions such as the timers and serial communication devices. The port A–D Alternate Function subregisters configure these pins for either GPIO or alternate function operation. When a pin is configured for alternate function, control of the port pin direction (input/output) is passed from the Port A–D Data Direction registers to the alternate function assigned to this pin. Tables 16 and 17 list the alternate functions possible with each port pin for 8-pin and non-8-pin parts, respectively. The alternate function associated at a pin is defined through Alternate Function Sets subregisters AFS1 and AFS2.

The crystal oscillator functionality is not controlled by the GPIO block. When the crystal oscillator is enabled in the oscillator control block, the GPIO functionality of PA0 and PA1 is overridden. In that case, those pins function as input and output for the crystal oscillator.



- Execution of an Return from Interrupt (IRET) instruction
- Writing a 1 to the IRQE bit in the Interrupt Control Register

Interrupts are globally disabled by any of the following actions:

- Execution of a Disable Interrupt (DI) instruction
- eZ8 CPU acknowledgement of an interrupt service request from the interrupt controller
- Writing a 0 to the IRQE bit in the Interrupt Control Register
- Reset
- Execution of a Trap instruction
- Illegal Instruction Trap
- Primary Oscillator Fail Trap
- Watchdog Timer Oscillator Fail Trap

Interrupt Vectors and Priority

The interrupt controller supports three levels of interrupt priority. Level 3 is the highest priority, Level 2 is the second highest priority, and Level 1 is the lowest priority. If all interrupts are enabled with identical interrupt priority (for example, all as Level 2 interrupts), the interrupt priority is assigned from highest to lowest as specified in <u>Table 35</u> on page 55. Level 3 interrupts are always assigned higher priority than Level 2 interrupts which, in turn, always are assigned higher priority than Level 1 interrupts. Within each interrupt priority level (Level 1, Level 2 or Level 3), priority is assigned as specified in Table 35. Reset, Watchdog Timer interrupt (if enabled), Primary Oscillator Fail Trap, Watchdog Timer Oscillator Fail Trap, and Illegal Instruction Trap always have highest (Level 3) priority.

Interrupt Assertion

Interrupt sources assert their interrupt requests for only a single system clock period (single pulse). When the interrupt request is acknowledged by the eZ8 CPU, the corresponding bit in the Interrupt Request register is cleared until the next interrupt occurs. Writing a 0 to the corresponding bit in the Interrupt Request register likewise clears the interrupt request.

Caution: Zilog recommends not using a coding style that clears bits in the Interrupt Request registers. All incoming interrupts received between execution of the first LDX command and the final LDX command are lost. See Example 1, which follows.

Embedded in Life

Shared Interrupt Select Register

The Shared Interrupt Select (IRQSS) register (Table 49) determines the source of the PADxS interrupts. The Shared Interrupt Select register selects between Port A and alternate sources for the individual interrupts.

Because these shared interrupts are edge-triggered, it is possible to generate an interrupt just by switching from one shared source to another. For this reason, an interrupt must be disabled before switching between sources.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
|---------|----------|-------|-----|----------|-----|-----|-----|-----|--|--|--|--|--|
| Field | Reserved | PA6CS | | Reserved | | | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | | | |
| Address | | | | FC | EH | | | | | | | | |

Table 49. Shared Interrupt Select Register (IRQSS)

| Bit | Description |
|--------------|--|
| [7] | Reserved This bit is reserved and must be programmed to 0. |
| [6] PA6CS | PA6/Comparator Selection 0 = PA6 is used for the interrupt for PA6CS interrupt request. 1 = The comparator is used as an interrupt for PA6CS interrupt requests. |
| [5:0] | Reserved These bits are reserved and must be programmed to 000000. |

nbedded in Life

100

- Set or clear the CTSE bit to enable or disable control from the remote receiver using the $\overline{\text{CTS}}$ pin
- 6. Check the TDRE bit in the UART Status 0 Register to determine if the Transmit Data Register is empty (indicated by a 1). If empty, continue to <u>Step 7</u>. If the Transmit Data Register is full (indicated by a 0), continue to monitor the TDRE bit until the Transmit Data Register becomes available to receive new data.
- 7. Write the UART Control 1 Register to select the outgoing address bit.
- 8. Set the Multiprocessor Bit Transmitter (MPBT) if sending an address byte, clear it if sending a data byte.
- 9. Write the data byte to the UART Transmit Data Register. The transmitter automatically transfers the data to the Transmit Shift register and transmits the data.
- 10. Make any changes to the Multiprocessor Bit Transmitter (MPBT) value, if appropriate and MULTIPROCESSOR Mode is enabled,.
- 11. To transmit additional bytes, return to <u>Step 5</u>.

Transmitting Data Using the Interrupt-Driven Method

The UART Transmitter interrupt indicates the availability of the Transmit Data Register to accept new data for transmission. Observe the following steps to configure the UART for interrupt-driven data transmission:

- 1. Write to the UART Baud Rate High and Low Byte registers to set the appropriate baud rate.
- 2. Enable the UART pin functions by configuring the associated GPIO port pins for alternate function operation.
- 3. Execute a DI instruction to disable interrupts.
- 4. Write to the Interrupt control registers to enable the UART Transmitter interrupt and set the acceptable priority.
- 5. Write to the UART Control 1 Register to enable MULTIPROCESSOR (9-bit) Mode functions, if MULTIPROCESSOR Mode is appropriate.
- 6. Set the MULTIPROCESSOR Mode Select (MPEN) to Enable MULTIPROCESSOR Mode.
- 7. Write to the UART Control 0 Register to:
 - Set the transmit enable bit (TEN) to enable the UART for data transmission.
 - Enable parity, if appropriate and if MULTIPROCESSOR Mode is not enabled, and select either even or odd parity.





Figure 19. Analog-to-Digital Converter Block Diagram

Operation

The output of the ADC is an 11-bit, signed, two's-complement digital value. The output generally ranges from 0 to +1023, but offset errors can cause small negative values.

The ADC registers return 13 bits of data, but the two LSBs are intended for compensation use only. When the compensation routine is performed on the 13 bit raw ADC value, two bits of resolution are lost because of a rounding error. As a result, the final value is an 11-bit number.

ilog^{*} Embedded in Life An∎IXYS Company 129

ADC Control/Status Register 1

The second ADC Control Register contains the voltage reference level selection bit.

Table 75. ADC Control/Status Register 1 (ADCCTL1)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|----------------|--|---|-----------|-----|----------------|---|---|---|--|--|--|--|
| Field | REFSELH | FSELH Reserved | | | | | | | | | | |
| RESET | 1 | 0 | 0 0 0 0 0 | | | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W R/W R/W R/ | | | | | | | |
| Address | | F71H | | | | | | | | | | |
| Bit | Descript | Description | | | | | | | | | | |
| [7] REFSELH | Voltage In conjun the level REFSEL 00 = Inte 01 = Inte 10 = Inte | Voltage Reference Level Select High Bit In conjunction with the Low bit (REFSELL) in ADC Control Register 0, this bit determines the level of the internal voltage reference; the following details the effects of {REFSELH, REFSELL}; this reference is independent of the Comparator reference. 00 = Internal Reference Disabled, reference comes from external pin. 01 = Internal Reference set to 1.0V. 10 = Internal Reference set to 2.0V (default) | | | | | | | | | | |
| [6:0] | Reserve These bit | Reserved These bits are reserved and must be programmed to 0000000. | | | | | | | | | | |



| Bit | Description | | | | | | | | | |
|--------|--|--|--|--|--|--|--|--|--|--|
| [7:5] | Reserved | | | | | | | | | |
| | These bits are reserved and must be programmed to 111 during writes and to 111 when read. | | | | | | | | | |
| [4] | State of Crystal Oscillator at Reset | | | | | | | | | |
| XTLDIS | This bit only enables the crystal oscillator. Its selection as a system clock must be performed manually. | | | | | | | | | |
| | 0 = The crystal oscillator is enabled during reset, resulting in longer reset timing. | | | | | | | | | |
| | 1 = The crystal oscillator is disabled during reset, resulting in shorter reset timing. | | | | | | | | | |
| | Caution: Programming the XTLDIS bit to zero on 8-pin versions of F0823 Series devices prevents any further communication via the debug pin due to the X_{IN} and DBG functions being shared on pin 2 of the 8-pin package. Do not program this bit to zero on 8-pin devices unless no further debugging or Flash programming is required. | | | | | | | | | |
| [3:0] | Reserved These bits are reserved and must be programmed to 1111 during writes and to 1111 when read. | | | | | | | | | |

Trim Bit Address Space

All available trim bit addresses and their functions are listed in Tables 91 through 93.

| | | | - | - | - | | | | | | |
|-----------|-------------------------------|---------------|---------------|-----|-----|-----|-----|-----|--|--|--|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| Field | Reserved | | | | | | | | | | |
| RESET | U | U | U | U | U | U | U | U | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | |
| Address | Information Page Memory 0020H | | | | | | | | | | |
| Note: U = | Unchanged b | by Reset. R/W | / = Read/Writ | e. | | | | | | | |
| | | | | | | | | | | | |

Table 91. Trim Options Bits at Address 0000H

| Bit | Description |
|-------|---|
| [7:0] | Reserved |
| | These bits are reserved. Altering this register may result in incorrect device operation. |

bits), framed between High bits. The auto-baud detector measures this period and sets the OCD baud rate generator accordingly.

The auto-baud detector/generator is clocked by the system clock. The minimum baud rate is the system clock frequency divided by 512. For optimal operation with asynchronous datastreams, the maximum recommended baud rate is the system clock frequency divided by eight. The maximum possible baud rate for asynchronous datastreams is the system clock frequency divided by four, but this theoretical maximum is possible only for low noise designs with clean signals. Table 100 lists minimum and recommended maximum baud rates for sample crystal frequencies.

| System Clock Frequency (MHz) | Recommended Maximum Baud Rate (kbps) | Recommended Standard PC Baud Rate (bps) | Minimum Baud Rate (kbps) |
|---------------------------------|--|---|-----------------------------|
| 5.5296 | 1382.4 | 691,200 | 1.08 |
| 0.032768 (32kHz) | 4.096 | 2400 | 0.064 |

| Table 100. O | CD Baud-Rate | Limits |
|--------------|--------------|--------|
|--------------|--------------|--------|

If the OCD receives a Serial Break (nine or more continuous bits Low) the auto-baud detector/generator resets. Reconfigure the auto-baud detector/generator by sending 80H.

OCD Serial Errors

The OCD detects any of the following error conditions on the DBG pin:

- Serial Break (a minimum of nine continuous bits Low)
- Framing Error (received Stop bit is Low)
- Transmit Collision (OCD and host simultaneous transmission detected by the OCD)

When the OCD detects one of these errors, it aborts any command currently in progress, transmits a four character long Serial Break back to the host, and resets the auto-baud detector/generator. A Framing Error or Transmit Collision may be caused by the host sending a Serial Break to the OCD. Because of the open-drain nature of the interface, returning a Serial Break break back to the host only extends the length of the Serial Break if the host releases the Serial Break early.

The host transmits a Serial Break on the DBG pin when first connecting to the F0823 Series devices or when recovering from an error. A Serial Break from the host resets the autobaud generator/detector but does not reset the OCD Control Register. A Serial Break leaves the device in DEBUG Mode if that is the current mode. The OCD is held in Reset until the end of the Serial Break when the DBG pin returns High. Because of the opendrain nature of the DBG pin, the host sends a Serial Break to the OCD even if the OCD is transmitting a character. 160

nbedded in Life

ILO O hbedded in Life IXYS Company
166

Stuff Instruction (11H). The Stuff command steps one assembly instruction and allows specification of the first byte of the instruction. The remaining 0–4 bytes of the instruction are read from Program Memory. This command is useful for stepping over instructions where the first byte of the instruction has been overwritten by a Breakpoint. If the device is not in DEBUG Mode or the Flash Read Protect Option bit is enabled, the OCD ignores this command.

```
DBG \leftarrow 11H
DBG \leftarrow opcode[7:0]
```

Execute Instruction (12H). The Execute command allows sending an entire instruction to be executed to the eZ8 CPU. This command can also step over breakpoints. The number of bytes to send for the instruction depends on the opcode. If the device is not in DEBUG Mode or the Flash Read Protect Option bit is enabled, this command reads and discards one byte.

```
DBG \leftarrow 12H
DBG \leftarrow 1-5 byte opcode
```

On-Chip Debugger Control Register Definitions

This section describes the features of the On-Chip Debugger Control and Status registers.

OCD Control Register

The OCD Control Register controls the state of the OCD. This register is used to enter or exit DEBUG Mode and to enable the BRK instruction. It also resets Z8 Encore! XP F0823 Series device.

A reset and stop function can be achieved by writing 81H to this register. A reset and go function can be achieved by writing 41H to this register. If the device is in DEBUG Mode, a run function can be implemented by writing 40H to this register.

ilog° Embedded in Life An∎IXYS Company

184

| Assembly | | Add Mc | lress ode | Oncode(s) | | | Fla | ags | | | Fetch | Instr |
|-----------------|------------------------|-----------|--------------|-----------|---|---|-----|-----|---|---|--------|--------|
| Mnemonic | Symbolic Operation | dst | src | (Hex) | С | Ζ | S | ۷ | D | Н | Cycles | Cycles |
| BTJNZ bit, src, | if src[bit] = 1 | | r | F6 | _ | _ | _ | - | _ | _ | 3 | 3 |
| dst | $PC \leftarrow PC + X$ | | lr | F7 | • | | | | | | 3 | 4 |
| BTJZ bit, src, | if src[bit] = 0 | | r | F6 | - | - | _ | _ | _ | - | 3 | 3 |
| dst | $PC \leftarrow PC + X$ | | lr | F7 | • | | | | | | 3 | 4 |
| CALL dst | $SP \leftarrow SP -2$ | IRR | | D4 | - | - | _ | _ | _ | - | 2 | 6 |
| | @SP ← PC PC ← dst | DA | | D6 | | | | | | | 3 | 3 |
| CCF | $C \leftarrow \sim C$ | | | EF | * | - | _ | _ | _ | | 1 | 2 |
| CLR dst | dst ← 00H | R | | B0 | - | _ | - | _ | - | _ | 2 | 2 |
| | | IR | | B1 | • | | | | | | 2 | 3 |
| COM dst | dst ← ~dst | R | | 60 | - | * | * | 0 | _ | _ | 2 | 2 |
| | | IR | | 61 | • | | | | | | 2 | 3 |
| CP dst, src | dst - src | r | r | A2 | * | * | * | * | - | - | 2 | 3 |
| | | r | lr | A3 | | | | | | | 2 | 4 |
| | | R | R | A4 | | | | | | | 3 | 3 |
| | | R | IR | A5 | | | | | | | 3 | 4 |
| | | R | IM | A6 | | | | | | | 3 | 3 |
| | | IR | IM | A7 | | | | | | | 3 | 4 |
| CPC dst, src | dst - src - C | r | r | 1F A2 | * | * | * | * | - | - | 3 | 3 |
| | | r | lr | 1F A3 | | | | | | | 3 | 4 |
| | | R | R | 1F A4 | | | | | | | 4 | 3 |
| | | R | IR | 1F A5 | | | | | | | 4 | 4 |
| | | R | IM | 1F A6 | | | | | | | 4 | 3 |
| | | IR | IM | 1F A7 | | | | | | | 4 | 4 |
| CPCX dst, src | dst - src - C | ER | ER | 1F A8 | * | * | * | * | _ | - | 5 | 3 |
| | | ER | IM | 1F A9 | - | | | | | | 5 | 3 |
| CPX dst, src | dst - src | ER | ER | A8 | * | * | * | * | - | - | 4 | 3 |
| | | ER | IM | A9 | | | | | | | 4 | 3 |

Table 118. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation:

* = Value is a function of the result of the operation.

- = Unaffected.

X = Undefined.

0 = Reset to 0.

1 =Set to 1.

ilog Embedded in Life An IXYS Company

187

| Assombly | | Add Mo | ress ode | Oncode(s) | | | Fla | ags | | | Fotch | Instr |
|-----------------|-------------------------------------|-----------|-------------|-----------|---|---|-----|-----|---|---|--------|--------|
| Mnemonic | Symbolic Operation | dst | src | (Hex) | С | Ζ | S | ۷ | D | Н | Cycles | Cycles |
| LDX dst, src | dst ← src | r | ER | 84 | - | _ | - | - | _ | _ | 3 | 2 |
| | | lr | ER | 85 | - | | | | | | 3 | 3 |
| | | R | IRR | 86 | - | | | | | | 3 | 4 |
| | | IR | IRR | 87 | - | | | | | | 3 | 5 |
| | | r | X(rr) | 88 | - | | | | | | 3 | 4 |
| | | X(rr) | r | 89 | - | | | | | | 3 | 4 |
| | | ER | r | 94 | - | | | | | | 3 | 2 |
| | | ER | lr | 95 | - | | | | | | 3 | 3 |
| | | IRR | R | 96 | - | | | | | | 3 | 4 |
| | | IRR | IR | 97 | - | | | | | | 3 | 5 |
| | | ER | ER | E8 | - | | | | | | 4 | 2 |
| | | ER | IM | E9 | - | | | | | | 4 | 2 |
| LEA dst, X(src) | $dst \gets src + X$ | r | X(r) | 98 | _ | _ | _ | _ | _ | _ | 3 | 3 |
| | | rr | X(rr) | 99 | - | | | | | | 3 | 5 |
| MULT dst | dst[15:0] ← dst[15:8] * dst[7:0] | RR | | F4 | - | - | _ | - | _ | _ | 2 | 8 |
| NOP | No operation | | | 0F | - | _ | _ | _ | _ | _ | 1 | 2 |
| OR dst, src | $dst \gets dst \ OR \ src$ | r | r | 42 | _ | * | * | 0 | _ | _ | 2 | 3 |
| | | r | lr | 43 | - | | | | | | 2 | 4 |
| | | R | R | 44 | - | | | | | | 3 | 3 |
| | | R | IR | 45 | - | | | | | | 3 | 4 |
| | | R | IM | 46 | - | | | | | | 3 | 3 |
| | | IR | IM | 47 | - | | | | | | 3 | 4 |
| ORX dst, src | $dst \gets dst \ OR \ src$ | ER | ER | 48 | - | * | * | 0 | _ | _ | 4 | 3 |
| | | ER | IM | 49 | - | | | | | | 4 | 3 |
| POP dst | dst ← @SP | R | | 50 | _ | _ | _ | _ | _ | _ | 2 | 2 |
| | $SP \leftarrow SP + 1$ | IR | | 51 | - | | | | | | 2 | 3 |

Table 118. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation:

* = Value is a function of the result of the operation.

- = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

ilog° Embedded in Life An∎IXYS Company

188

| Assembly | | Address Mode Opcode(s) _ | | | | | Fla | ags | Fetch | Instr. | | |
|-----------|---|-----------------------------|-----|-------|---|---|-----|-----|-------|--------|--------|--------|
| Mnemonic | Symbolic Operation | dst | src | (Hex) | С | Ζ | S | V | D | Н | Cycles | Cycles |
| POPX dst | dst $\leftarrow @SP$ SP \leftarrow SP + 1 | ER | | D8 | - | - | _ | _ | _ | _ | 3 | 2 |
| PUSH src | $SP \leftarrow SP - 1$ | R | | 70 | - | - | _ | - | _ | _ | 2 | 2 |
| | $@SP \leftarrow src$ | IR | | 71 | _ | | | | | | 2 | 3 |
| | | IM | | IF70 | | | | | | | 3 | 2 |
| PUSHX src | $SP \leftarrow SP - 1$ @ $SP \leftarrow src$ | ER | | C8 | _ | - | - | - | - | - | 3 | 2 |
| RCF | $C \leftarrow 0$ | | | CF | 0 | _ | _ | _ | - | _ | 1 | 2 |
| RET | $\begin{array}{l} PC \leftarrow @SP \\ SP \leftarrow SP + 2 \end{array}$ | | | AF | - | _ | _ | _ | _ | - | 1 | 4 |
| RL dst | | R | | 90 | * | * | * | * | - | - | 2 | 2 |
| | C - D7 D6 D5 D4 D3 D2 D1 D0 - dst | IR | | 91 | | | | | | | 2 | 3 |
| RLC dst | | R | | 10 | * | * | * | * | - | _ | 2 | 2 |
| | <u>C</u> | IR | | 11 | | | | | | | 2 | 3 |
| RR dst | | R | | E0 | * | * | * | * | _ | _ | 2 | 2 |
| | ► D7 D6 D5 D4 D3 D2 D1 D0 dst | IR | | E1 | | | | | | | 2 | 3 |
| RRC dst | | R | | C0 | * | * | * | * | _ | _ | 2 | 2 |
| | ►D7D6D5D4D3D2D1D0 ► C dst | IR | | C1 | | | | | | | 2 | 3 |

Table 118. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation:

* = Value is a function of the result of the operation.

- = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

Embedded in Life An IXYS Company 197

DC Characteristics

Table 121 lists the DC characteristics of the Z8 Encore! XP F0823 Series products. All voltages are referenced to V_{SS} , the primary system ground.

| | | T _A = - (unless c | -40°C to ⊣ otherwise | +105°C specified) | | |
|------------------|------------------------------|---------------------------------|-------------------------|----------------------|-------|--|
| Symbol | Parameter | Minimum | Typical | Maximum | Units | Conditions |
| V _{DD} | Supply Voltage | 2.7 | _ | 3.6 | V | |
| V _{IL1} | Low Level Input Voltage | -0.3 | - | 0.3*V _{DD} | V | |
| V _{IH1} | High Level Input Voltage | 0.7*V _{DD} | - | 5.5 | V | For all input pins without analog or oscillator function. For all sig- nal pins on the 8-pin devices. Programmable pull-ups must also be disabled. |
| V _{IH2} | High Level Input Voltage | 0.7*V _{DD} | - | V _{DD} +0.3 | V | For those pins with analog or oscillator function (20-/28-pin devices only), or when pro- grammable pull-ups are enabled. |
| V _{OL1} | Low Level Output Voltage | - | - | 0.4 | V | $I_{OL} = 2mA; V_{DD} = 3.0V$ High Output Drive disabled. |
| V _{OH1} | High Level Output Voltage | 2.4 | - | - | V | $I_{OH} = -2 \text{ mA}; V_{DD} = 3.0 \text{ V}$ High Output Drive disabled. |
| V _{OL2} | Low Level Output Voltage | _ | - | 0.6 | V | I_{OL} = 20mA; V_{DD} = 3.3 V High Output Drive enabled. |
| V _{OH2} | High Level Output Voltage | 2.4 | _ | - | V | $I_{OH} = -20 \text{ mA}; V_{DD} = 3.3 \text{ V}$ High Output Drive enabled. |
| I _{IH} | Input Leakage Cur- rent | _ | <u>+</u> 0.002 | <u>+</u> 5 | μA | $V_{IN} = V_{DD}$ $V_{DD} = 3.3 V$ |
| IIL | Input Leakage Cur- rent | _ | <u>+</u> 0.007 | <u>+</u> 5 | μA | $V_{IN} = V_{SS}$ $V_{DD} = 3.3 V$ |
| I _{TL} | Tristate Leakage Current | - | - | <u>+</u> 5 | μA | |

Notes:

1. This condition excludes all pins that have on-chip pull-ups, when driven Low.

2. These values are provided for design guidance only and are not tested in production.

ilog Embedded in Life An IXYS Company 202

| | V _{DD} T _A = - (unless | = 2.7V to -40°C to + otherwise | 3.6V 105°C e stated) | | |
|---|--|--------------------------------------|----------------------------|--------|--|
| Parameter | Minimum | Typical | Maximum | Units | Notes |
| Flash Byte Read Time | 100 | _ | _ | ns | |
| Flash Byte Program Time | 20 | _ | 40 | μs | |
| Flash Page Erase Time | 10 | _ | _ | ms | |
| Flash Mass Erase Time | 200 | - | _ | ms | |
| Writes to Single Address Before Next Erase | - | - | 2 | | |
| Flash Row Program Time | - | _ | 8 | ms | Cumulative program time for single row cannot exceed limit before next erase. This param- eter is only an issue when bypassing the Flash Controller. |
| Data Retention | 100 | _ | _ | years | 25°C |
| Endurance | 10,000 | _ | _ | cycles | Program/erase cycles |

Table 126. Flash Memory Electrical Characteristics and Timing

Table 127. Watchdog Timer Electrical Characteristics and Timing

| | | V _{DD} T _A = - (unless | = 2.7V to -40°C to + otherwise | 3.6V 105°C e stated) | | |
|--------------------------|--------------------------|--|--------------------------------------|----------------------------|------------|--|
| Symbol | Parameter | Minimum Typical Maximum | | Units | Conditions | |
| F _{WDT} | WDT Oscillator Frequency | | 10 | | kHz | |
| F _{WDT} | WDT Oscillator Error | | | <u>+</u> 50 | % | |
| T _{WDT-} CAL | WDT Calibrated Timeout | 0.98 | 1 | 1.02 | S | V _{DD} = 3.3 V; T _A = 30°C |
| | | 0.70 | 1 | 1.30 | S | $V_{DD} = 2.7 V \text{ to } 3.6 V$ $T_A = 0^{\circ} C \text{ to } 70^{\circ} C$ |
| | | 0.50 | 1 | 1.50 | S | $V_{DD} = 2.7 V \text{ to } 3.6 V$ $T_A = -40^{\circ} \text{C to } +105^{\circ} \text{C}$ |

Embedded in Life

| | | V _{DD} T _A = (unless | = 3.0V to = 0°C to +7 otherwise | 3.6V 70°C e stated) | | |
|--------------------------|--|--|---------------------------------------|---------------------------|--------------------------------|--|
| Symbol | Parameter | Minimum | Typical | Maximum | Units | Conditions |
| | Resolution | 10 | | _ | bits | |
| | Differential Nonlinearity (DNL) | -1.0 | - | 1.0 | LSB ³ | External V _{REF} = 2.0V; R _S \leftarrow 3.0 k Ω |
| | Integral Nonlinearity (INL) | -3.0 | - | 3.0 | LSB ³ | External V _{REF} = 2.0V; R _S \leftarrow 3.0 k Ω |
| | Offset Error with Calibration | | <u>+</u> 1 | | LSB ³ | |
| | Absolute Accuracy with Calibration | | <u>+</u> 3 | | LSB ³ | |
| V _{REF} | Internal Reference Voltage | 1.0 2.0 | 1.1 2.2 | 1.2 2.4 | V | REFSEL=01 REFSEL=10 |
| V _{REF} | Internal Reference Varia- tion with Temperature | <u>+</u> 1.0 | | | % | Temperature variation with $V_{DD} = 3.0$ |
| V _{REF} | Internal Reference Voltage Variation with V_{DD} | | <u>+</u> 0.5 | | % | Supply voltage varia- tion with $T_A = 30^{\circ}C$ |
| R _{RE-} FOUT | Reference Buffer Output Impedance | | 850 | | W | When the internal ref- erence is buffered and driven out to the VREF pin (REFOUT = 1) |
| | Single-Shot Conversion Time | _ | 5129 | _ | Sys- tem clock cycles | All measurements but temperature sensor |
| | | | 10258 | | | Temperature sensor measurement |
| | Continuous Conversion Time | - | 256 | _ | Sys- tem clock cycles | All measurements but temperature sensor |
| | | | 512 | | | Temperature sensor measurement |

Table 128. Analog-to-Digital Converter Electrical Characteristics and Timing

Notes:

- 1. Analog source impedance affects the ADC offset voltage (because of pin leakage) and input settling time.
- 2. Devices are factory calibrated at V_{DD} = 3.3 V and T_A = +30°C, so the ADC is maximally accurate under these conditions.
- 3. LSBs are defined assuming 10-bit resolution.
- 4. This is the maximum recommended resistance seen by the ADC input pin.
- 5. The input impedance is inversely proportional to the system clock frequency.



$V_{DD} = 3.0 V$ to 3.6 V $T_A = 0^{\circ}C$ to +70°C (unless otherwise stated) Symbol Parameter **Maximum Units Conditions** Minimum Typical As defined by -3 dB Signal Input Bandwidth 10 kHz _ point Analog Source Impedance⁴ kW In unbuffered mode Rs 10 _ _ Zin kW In unbuffered mode at Input Impedance 150 20MHz⁵ Vin Input Voltage Range 0 V_{DD} V **Unbuffered Mode**

Table 128. Analog-to-Digital Converter Electrical Characteristics and Timing (Continued)

Notes:

1. Analog source impedance affects the ADC offset voltage (because of pin leakage) and input settling time.

2. Devices are factory calibrated at V_{DD} = 3.3 V and T_A = +30°C, so the ADC is maximally accurate under these conditions.

3. LSBs are defined assuming 10-bit resolution.

4. This is the maximum recommended resistance seen by the ADC input pin.

5. The input impedance is inversely proportional to the system clock frequency.

| | V _{DD} = 2.7V to 3.6V T _A = -40°C to +105°C | | | | | | | | | | | |
|-------------------|--|-----------------|------------|--------------------|-------|--------------------|--|--|--|--|--|--|
| Symbol | Parameter | Minimum | Typical | Maximum | Units | Conditions | | | | | | |
| V _{OS} | Input DC Offset | | 5 | | mV | | | | | | | |
| V _{CREF} | Programmable Internal | | <u>+</u> 5 | | % | 20-/28-pin devices | | | | | | |
| | Reference Voltage | | <u>+</u> 3 | | % | 8-pin devices | | | | | | |
| T _{PROP} | Propagation Delay | | 200 | | ns | | | | | | | |
| V _{HYS} | Input Hysteresis | | 4 | | mV | | | | | | | |
| V _{IN} | Input Voltage Range | V _{SS} | | V _{DD} -1 | V | | | | | | | |

Table 129. Comparator Electrical Characteristics

General Purpose I/O Port Input Data Sample Timing

Figure 29 displays a timing sequence for the GPIO port input sampling. The input value on a GPIO port pin is sampled on the rising edge of the system clock. The port value is

Embedded in Life An IXYS Company 206

General Purpose I/O Port Output Timing

Figure 30 and Table 131 provide timing information for GPIO Port pins.



| Figure 30. | GPIO | Port | Output | Timing |
|------------|------|------|--------|--------|
|------------|------|------|--------|--------|

| | | Dela | y (ns) |
|----------------|---|---------|---------|
| Parameter | Abbreviation | Minimum | Maximum |
| GPIO Port p | pins | | |
| T ₁ | X _{IN} Rise to Port Output Valid Delay | _ | 15 |
| T ₂ | X_{IN} Rise to Port Output Hold Time | 2 | - |

Table 131. GPIO Port Output Timing

> ilog[®] Embedded in Life

■IXYS Company

211

Ordering Information

Order your F0823 Series products from Zilog using the part numbers shown in Table 135. For more information about ordering, please consult your local Zilog sales office. The <u>Sales Location page</u> on the Zilog website lists all regional offices.

| | | | | | | | | - |
|---------------------|-----------|---------|-----------|------------|------------------------|---------------------|----------------|---------------------|
| Part Number | Flash | RAM | I/O Lines | Interrupts | 16-Bit Timers w/PWM | 10-Bit A/D Channels | UART with IrDA | Description |
| Z8 Encore! XP F0823 | Series | with 8 | KB Fla | ash, 10 | -Bit An | alog- | to-Digi | tal Converter |
| Standard Temperatur | re: 0°C t | o 70°C | | | | | | |
| Z8F0823PB005SG | 8 KB | 1 KB | 6 | 12 | 2 | 4 | 1 | PDIP 8-pin package |
| Z8F0823QB005SG | 8 KB | 1 KB | 6 | 12 | 2 | 4 | 1 | QFN 8-pin package |
| Z8F0823SB005SG | 8 KB | 1 KB | 6 | 12 | 2 | 4 | 1 | SOIC 8-pin package |
| Z8F0823SH005SG | 8 KB | 1 KB | 16 | 18 | 2 | 7 | 1 | SOIC 20-pin package |
| Z8F0823HH005SG | 8 KB | 1 KB | 16 | 18 | 2 | 7 | 1 | SSOP 20-pin package |
| Z8F0823PH005SG | 8 KB | 1 KB | 16 | 18 | 2 | 7 | 1 | PDIP 20-pin package |
| Z8F0823SJ005SG | 8 KB | 1 KB | 22 | 18 | 2 | 8 | 1 | SOIC 28-pin package |
| Z8F0823HJ005SG | 8 KB | 1 KB | 22 | 18 | 2 | 8 | 1 | SSOP 28-pin package |
| Z8F0823PJ005SG | 8 KB | 1 KB | 22 | 18 | 2 | 8 | 1 | PDIP 28-pin package |
| Extended Temperatu | re: –40° | C to 10 | 5°C | | | | | |
| Z8F0823PB005EG | 8 KB | 1 KB | 6 | 12 | 2 | 4 | 1 | PDIP 8-pin package |
| Z8F0823QB005EG | 8 KB | 1 KB | 6 | 12 | 2 | 4 | 1 | QFN 8-pin package |
| Z8F0823SB005EG | 8 KB | 1 KB | 6 | 12 | 2 | 4 | 1 | SOIC 8-pin package |
| Z8F0823SH005EG | 8 KB | 1 KB | 16 | 18 | 2 | 7 | 1 | SOIC 20-pin package |
| Z8F0823HH005EG | 8 KB | 1 KB | 16 | 18 | 2 | 7 | 1 | SSOP 20-pin package |
| Z8F0823PH005EG | 8 KB | 1 KB | 16 | 18 | 2 | 7 | 1 | PDIP 20-pin package |
| Z8F0823SJ005EG | 8 KB | 1 KB | 22 | 18 | 2 | 8 | 1 | SOIC 28-pin package |
| Z8F0823HJ005EG | 8 KB | 1 KB | 22 | 18 | 2 | 8 | 1 | SSOP 28-pin package |
| Z8F0823PJ005EG | 8 KB | 1 KB | 22 | 18 | 2 | 8 | 1 | PDIP 28-pin package |

Table 135. Z8 Encore! XP F0823 Series Ordering Matrix

> ilog Embedded in Life An IXYS Company 213

| Number | | | nes | upts | t Timers M | t A/D Channels | F with IrDA | ription |
|---------------------|-----------|---------|-------------|-------------|---------------|----------------|--------------------|---------------------|
| Part I | Flash | RAM | /0 Li | nterr | 16-Bi //PW | 10-Bi | UARI | Desc |
| Z8 Encore! XP F0823 | Series v | with 4 | – KB Fla | ash, 10 |)-Bit An | àlog-t | o-Digi | ital Converter |
| Standard Temperatu | re: 0°C t | o 70°C | | | | | | |
| Z8F0423PB005SG | 4 KB | 1 KB | 6 | 12 | 2 | 4 | 1 | PDIP 8-pin package |
| Z8F0423QB005SG | 4 KB | 1 KB | 6 | 12 | 2 | 4 | 1 | QFN 8-pin package |
| Z8F0423SB005SG | 4 KB | 1 KB | 6 | 12 | 2 | 4 | 1 | SOIC 8-pin package |
| Z8F0423SH005SG | 4 KB | 1 KB | 16 | 18 | 2 | 7 | 1 | SOIC 20-pin package |
| Z8F0423HH005SG | 4 KB | 1 KB | 16 | 18 | 2 | 7 | 1 | SSOP 20-pin package |
| Z8F0423PH005SG | 4 KB | 1 KB | 16 | 18 | 2 | 7 | 1 | PDIP 20-pin package |
| Z8F0423SJ005SG | 4 KB | 1 KB | 22 | 18 | 2 | 8 | 1 | SOIC 28-pin package |
| Z8F0423HJ005SG | 4 KB | 1 KB | 22 | 18 | 2 | 8 | 1 | SSOP 28-pin package |
| Z8F0423PJ005SG | 4 KB | 1 KB | 22 | 18 | 2 | 8 | 1 | PDIP 28-pin package |
| Extended Temperatu | ıre: –40° | C to 10 | 5°C | | | | | |
| Z8F0423PB005EG | 4 KB | 1 KB | 6 | 12 | 2 | 4 | 1 | PDIP 8-pin package |
| Z8F0423QB005EG | 4 KB | 1 KB | 6 | 12 | 2 | 4 | 1 | QFN 8-pin package |
| Z8F0423SB005EG | 4 KB | 1 KB | 6 | 12 | 2 | 4 | 1 | SOIC 8-pin package |
| Z8F0423SH005EG | 4 KB | 1 KB | 16 | 18 | 2 | 7 | 1 | SOIC 20-pin package |
| Z8F0423HH005EG | 4 KB | 1 KB | 16 | 18 | 2 | 7 | 1 | SSOP 20-pin package |
| Z8F0423PH005EG | 4 KB | 1 KB | 16 | 18 | 2 | 7 | 1 | PDIP 20-pin package |
| Z8F0423SJ005EG | 4 KB | 1 KB | 22 | 18 | 2 | 8 | 1 | SOIC 28-pin package |
| Z8F0423HJ005EG | 4 KB | 1 KB | 22 | 18 | 2 | 8 | 1 | SSOP 28-pin package |
| Z8F0423PJ005EG | 4 KB | 1 KB | 22 | 18 | 2 | 8 | 1 | PDIP 28-pin package |

Table 135. Z8 Encore! XP F0823 Series Ordering Matrix (Continued)