



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details		
Product Status	Active	
Core Processor	eZ8	
Core Size	8-Bit	
Speed	5MHz	
Connectivity	IrDA, UART/USART	
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT	
Number of I/O	6	
Program Memory Size	8KB (8K x 8)	
Program Memory Type	FLASH	
EEPROM Size	-	
RAM Size	1K x 8	
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V	
Data Converters	-	
Oscillator Type	Internal	
Operating Temperature	0°C ~ 70°C (TA)	
Mounting Type	Surface Mount	
Package / Case	8-VDFN Exposed Pad	
Supplier Device Package	8-QFN (5x6)	
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0813qb005sg	

Z8 Encore! XP[®] F0823 Series **Product Specification**



Flash Code Protection Against Accidental Program and Erasure	137
Byte Programming	139
Page Erase	139
Mass Erase	139
Flash Controller Bypass	140
Flash Controller Behavior in DEBUG Mode	140
Flash Control Register Definitions	141
Flash Control Register	141
Flash Status Register	142
Flash Page Select Register	142
Flash Sector Protect Register	144
Flash Frequency High and Low Byte Registers	144
Flash Option Bits	146
Operation	
Option Bit Configuration By Reset	
Option Bit Types	
Reading the Flash Information Page	
Flash Option Bit Control Register Definitions	
Trim Bit Address Register	
Trim Bit Data Register	
Flash Option Bit Address Space	
Trim Bit Address Space	
Zilog Calibration Data	
ADC Calibration Data	
Serialization Data	
Randomized Lot Identifier	
On-Chip Debugger	
Architecture	
Operation	
OCD Interface	
DEBUG Mode	
OCD Data Format	
OCD Autobaud Detector/Generator	
OCD Serial Errors	
OCD Unlock Sequence (8-Pin Devices Only)	
Breakpoints	
Runtime Counter	
On-Chip Debugger Commands	
On-Chip Debugger Control Register Definitions	
OCD Control Register	166

Z8 Encore! XP[®] F0823 Series | Product Specification



χi

Figure 30.	GPIO Port Output Timing	206
Figure 31.	On-Chip Debugger Timing	207
Figure 32.	UART Timing With CTS	208
Figure 33.	UART Timing Without CTS	209

Reset and Stop Mode Recovery

The Reset Controller within the Z8 Encore! XP F0823 Series controls Reset and Stop Mode Recovery operation and provides indication of low supply voltage conditions. In typical operation, the following events cause a Reset:

- Power-On Reset (POR)
- Voltage Brown-Out (VBO)
- Watchdog Timer time-out (when configured by the WDT_RES Flash Option Bit to initiate a reset)
- External RESET pin assertion (when the alternate RESET function is enabled by the GPIO register)
- On-chip Debugger initiated Reset (OCDCTL[0] set to 1)

When the device is in STOP Mode, a Stop Mode Recovery is initiated by either of the following:

- Watchdog Timer time-out
- GPIO port input pin transition on an enabled Stop Mode Recovery source

The VBO circuitry on the device performs the following function:

Generates the VBO reset when the supply voltage drops below a minimum safe level

Reset Types

F0823 Series MCUs provide several different types of Reset operations. Stop Mode Recovery is considered a form of Reset. Table 9 lists the types of Reset and their operating characteristics. The duration of a System Reset is longer if the external crystal oscillator is enabled by the Flash option bits; this configuration allows additional time for oscillator startup.

Table 9. Reset and Stop Mode Recovery Characteristics and Latency

Reset Characteristics and Latency					
Reset Type	Control Registers	eZ8 CPU	Reset Latency (Delay)		
System Reset	Reset (as applicable)	Reset	66 Internal Precision Oscillator Cycles		
Stop Mode Recovery	Unaffected, except WDT_CTL and OSC_CTL registers	Reset	66 Internal Precision Oscillator Cycles + IPO startup time		

Port A-C Pull-up Enable Subregisters

The Port A–C Pull-up Enable Subregister (Table 27) is accessed through the Port A–C Control Register by writing 06H to the Port A–C Address Register. Setting the bits in the Port A–C Pull-up Enable subregisters enables a weak internal resistive pull-up on the specified Port pins.

Table 27. Port A-C Pull-Up Enable Subregisters (PPUEx)

Bit	7	6	5	4	3	2	1	0	
Field	PPUE7	PPUE6	PPUE5	PPUE4	PPUE3	PPUE2	PPUE1	PPUE0	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	If 06H in	If 06H in Port A–C Address Register, accessible through the Port A–C Control Register							

Bit	Description
[7:0]	Port Pull-up Enabled
PPUEx	0 = The weak pull-up on the Port pin is disabled.
	1 = The weak pull-up on the Port pin is enabled.
Note: x ir	ndicates the specific GPIO port pin number (7–0).

Interrupt Request 2 Register

The Interrupt Request 2 (IRQ2) register (Table 38) stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ2 Register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 2 Register to determine if any interrupt requests are pending.

Table 38. Interrupt Request 2 Register (IRQ2)

Bit	7	6	5	4	3	2	1	0
Field		Rese	erved		PC3I	PC2I	PC1I	PC0I
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address		FC6H						

Bit	Description	
[7:4]	Reserved	
	These bits are reserved and must be programmed to 0000.	
[3:0]	Port C Pin x Interrupt Request	
PCxI	0 = No interrupt request is pending for GPIO Port C pin x.	
	1 = An interrupt request from GPIO Port C pin x is awaiting service.	
Note:	x indicates the specific GPIO Port C pin number (3–0).	

IRQ0 Enable High and Low Bit Registers

Table 39 describes the priority control for IRQ0. The IRQ0 Enable High and Low Bit registers (Table 40 and Table 41) form a priority-encoded enabling for interrupts in the Interrupt Request 0 Register. Priority is generated by setting bits in each register.

Table 39. IRQ0 Enable and Priority Encoding

IRQ0ENL[x]	Priority	Description
0	Disabled	Disabled
1	Level 1	Low
0	Level 2	Nominal
1	Level 3	High
	0 1 0 1	0 Disabled 1 Level 1 0 Level 2

Note: where *x* indicates the register bits from 0–7.

Bit	Description (Continued)
[5] T0ENL	Timer 0 Interrupt Request Enable Low Bit
[4] U0RENL	UART 0 Receive Interrupt Request Enable Low Bit
[3] U0TENL	UART 0 Transmit Interrupt Request Enable Low Bit
[2:1]	Reserved These bits are reserved and must be programmed to 00.
[0] ADCENL	ADC Interrupt Request Enable Low Bit

IRQ1 Enable High and Low Bit Registers

Table 42 describes the priority control for IRQ1. The IRQ1 Enable High and Low Bit registers (Table 43 and Table 44) form a priority-encoded enabling for interrupts in the Interrupt Request 1 Register. Priority is generated by setting bits in each register.

Table 42. IRQ1 Enable and Priority Encoding

IRQ1ENH[x]	IRQ1ENL[x]	Priority	Description
0	0	Disabled	Disabled
0	1	Level 1	Low
1	0	Level 2	Nominal
1	1	Level 3	High
Note: x indicates	register bits 0-7.		

Table 47. IRQ2 Enable Low Bit Register (IRQ2ENL)

Bit	7	6	5	4	3	2	1	0
Field		Rese	erved		C3ENL	C2ENL	C1ENL	C0ENL
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address		FC8H						

Bit	Description
[7:4]	Reserved These bits are reserved and must be programmed to 0000.
[3] C3ENL	Port C3 Interrupt Request Enable Low Bit
[2] C2ENL	Port C2 Interrupt Request Enable Low Bit
[1] C1ENL	Port C1 Interrupt Request Enable Low Bit
[0] C0ENL	Port C0 Interrupt Request Enable High Low

Interrupt Edge Select Register

The Interrupt Edge Select (IRQES) Register (Table 48) determines whether an interrupt is generated for the rising edge or falling edge on the selected GPIO Port A or Port D input pin.

Table 48. Interrupt Edge Select Register (IRQES)

Bit	7	6	5	4	3	2	1	0			
Field	IES7	IES6	IES5	IES4	IES3	IES2	IES1	IES0			
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address		FCDH									

Bit	Description
[7]	Interrupt Edge Select x
IESx	0 = An interrupt request is generated on the falling edge of the PAx input or PDx.
	1 = An interrupt request is generated on the rising edge of the PAx input PDx .
Note:	x indicates the specific GPIO port pin number (7–0).

Also, if the Timer Output alternate function is enabled, the Timer Output pin changes state for one system clock cycle (from Low to High or from High to Low) upon timer reload. If it is appropriate to have the Timer Output make a state change at a One-Shot time-out (rather than a single cycle pulse), first set the TPOL bit in the Timer Control Register to the start value before enabling ONE-SHOT Mode. After starting the timer, set TPOL to the opposite bit value.

Observe the following steps to configure a timer for ONE-SHOT Mode and initiating the count:

- 1. Write to the Timer Control Register to:
 - Disable the timer
 - Configure the timer for ONE-SHOT Mode
 - Set the prescale value
 - Set the initial output level (High or Low) if using the Timer Output alternate function
- 2. Write to the Timer High and Low Byte registers to set the starting count value.
- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 5. If using the Timer Output function, configure the associated GPIO port pin for the Timer Output alternate function.
- 6. Write to the Timer Control Register to enable the timer and initiate counting.

In ONE-SHOT Mode, the system clock always provides the timer input. The timer period is computed via the following equation:

ONE-SHOT Mode Time-Out Period (s) = $\frac{(Reload\ Value\ -\ Start\ Value)\times Prescale}{System\ Clock\ Frequency\ (Hz)}$

CONTINUOUS Mode

In CONTINUOUS Mode, the timer counts up to the 16-bit reload value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon reaching the reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes. Also, if the Timer Output alternate function is enabled, the Timer Output pin changes state (from Low to High or from High to Low) at timer reload.

Observe the following steps to configure a timer for CONTINUOUS Mode and to initiate the count:



- Set or clear the CTSE bit to enable or disable control from the remote receiver using the CTS pin
- 6. Check the TDRE bit in the UART Status 0 Register to determine if the Transmit Data Register is empty (indicated by a 1). If empty, continue to Step 7. If the Transmit Data Register is full (indicated by a 0), continue to monitor the TDRE bit until the Transmit Data Register becomes available to receive new data.
- 7. Write the UART Control 1 Register to select the outgoing address bit.
- 8. Set the Multiprocessor Bit Transmitter (MPBT) if sending an address byte, clear it if sending a data byte.
- 9. Write the data byte to the UART Transmit Data Register. The transmitter automatically transfers the data to the Transmit Shift register and transmits the data.
- 10. Make any changes to the Multiprocessor Bit Transmitter (MPBT) value, if appropriate and MULTIPROCESSOR Mode is enabled,.
- 11. To transmit additional bytes, return to <u>Step 5</u>.

Transmitting Data Using the Interrupt-Driven Method

The UART Transmitter interrupt indicates the availability of the Transmit Data Register to accept new data for transmission. Observe the following steps to configure the UART for interrupt-driven data transmission:

- 1. Write to the UART Baud Rate High and Low Byte registers to set the appropriate baud rate.
- 2. Enable the UART pin functions by configuring the associated GPIO port pins for alternate function operation.
- 3. Execute a DI instruction to disable interrupts.
- 4. Write to the Interrupt control registers to enable the UART Transmitter interrupt and set the acceptable priority.
- 5. Write to the UART Control 1 Register to enable MULTIPROCESSOR (9-bit) Mode functions, if MULTIPROCESSOR Mode is appropriate.
- 6. Set the MULTIPROCESSOR Mode Select (MPEN) to Enable MULTIPROCESSOR Mode.
- 7. Write to the UART Control 0 Register to:
 - Set the transmit enable bit (TEN) to enable the UART for data transmission.
 - Enable parity, if appropriate and if MULTIPROCESSOR Mode is not enabled, and select either even or odd parity.

Bit	Description (Continued)
[1] STOP	Stop Bit Select 0 = The transmitter sends one stop bit. 1 = The transmitter sends two stop bits.
[0] LBEN	Loop Back Enable 0 = Normal operation. 1 = All transmitted data is looped back to the receiver.

Table 69. UART Control 1 Register (U0CTL1)

Bit	7	6	5	4	3	2	1	0
Field	MPMD[1]	MPEN	MPMD[0]	MPBT	DEPOL BRGCTL		RDAIRQ	IREN
RESET	0	0	0	0	0 0		0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				F4	3H			

Bit	Description
[7,5] MPMD[1:0]	If MULTIPROCESSOR Mode If MULTIPROCESSOR (9-bit) Mode is enabled. 00 = The UART generates an interrupt request on all received bytes (data and address). 01 = The UART generates an interrupt request only on received address bytes. 10 = The UART generates an interrupt request when a received address byte matches the value stored in the Address Compare Register and on all successive data bytes until an address mismatch occurs. 11 = The UART generates an interrupt request on all received data bytes for which the most recent address byte matched the value in the Address Compare Register.
[6] MPEN	MULTIPROCESSOR (9-bit) Enable This bit is used to enable MULTIPROCESSOR (9-bit) Mode. 0 = Disable MULTIPROCESSOR (9-bit) Mode. 1 = Enable MULTIPROCESSOR (9-bit) Mode.
[4] MPBT	Multiprocessor Bit Transmit This bit is applicable only when MULTIPROCESSOR (9-bit) Mode is enabled. The 9th bit is used by the receiving device to determine if the data byte contains address or data information. 0 = Send a 0 in the multiprocessor bit location of the data stream (data byte). 1 = Send a 1 in the multiprocessor bit location of the data stream (address byte).
[3] DEPOL	Driver Enable Polarity 0 = DE signal is Active High. 1 = DE signal is Active Low.

Receiving IrDA Data

Data received from the infrared transceiver using the IR_RXD signal through the RXD pin is decoded by the infrared endec and passed to the UART. The UART's baud rate clock is used by the infrared endec to generate the demodulated signal (RXD) that drives the UART. Each UART/Infrared data bit is 16-clocks wide. Figure 18 displays data reception. When the infrared endec is enabled, the UART's RXD signal is internal to the Z8 Encore! XP F0823 Series products while the IR_RXD signal is received through the RXD pin.




Figure 18. IrDA Data Reception

Infrared Data Reception

Caution: The system clock frequency must be at least 1.0MHz to ensure proper reception of the 1.4µs minimum width pulses allowed by the IrDA standard.

Endec Receiver Synchronization

The IrDA receiver uses a local baud rate clock counter (0 to 15 clock periods) to generate an input stream for the UART and to create a sampling window for detection of incoming pulses. The generated UART input (UART RXD) is delayed by 8 baud rate clock periods with respect to the incoming IrDA data stream. When a falling edge in the input data stream is detected, the endec counter is reset. When the count reaches a value of 8, the UART RXD value is updated to reflect the value of the decoded data. When the count reaches 12 baud clock periods, the sampling window for the next incoming pulse opens.

Flash Operation Timing Using the Flash Frequency Registers

Before performing either a program or erase operation on Flash memory, you must first configure the Flash Frequency High and Low Byte registers. The Flash Frequency registers allow programming and erasing of the Flash with system clock frequencies ranging from 32kHz (32768Hz) through 20MHz.

The Flash Frequency High and Low Byte registers combine to form a 16-bit value, FFREQ, to control timing for Flash program and erase operations. The 16-bit binary Flash Frequency value must contain the system clock frequency (in kHz). This value is calculated using the following equation:

Caution: Flash programming and erasure are not supported for system clock frequencies below 32kHz (32768 Hz) or above 20MHz. The Flash Frequency High and Low Byte registers must be loaded with the correct value to ensure operation of Z8 Encore! XP F0823 Series devices.

Flash Code Protection Against External Access

The user code contained within the Flash memory can be protected against external access with the On-Chip Debugger. Programming the FRP Flash Option Bit prevents reading of the user code with the On-Chip Debugger. For more information, see the <u>Flash Option Bits</u> section on page 146 and the <u>On-Chip Debugger</u> chapter on page 156.

Flash Code Protection Against Accidental Program and Erasure

F0823 Series provides several levels of protection against accidental program and erasure of the Flash memory contents. This protection is provided by a combination of the Flash Option bits, the register locking mechanism, the page select redundancy and the sector level protection control of the Flash Controller.

Flash Code Protection Using the Flash Option Bits

The FRP and FWP Flash Option Bits combine to provide three levels of Flash Program Memory protection as listed in Table 80. For more information, see the <u>Flash Option Bits</u> section on page 146.

OCD Unlock Sequence (8-Pin Devices Only)

Because of pin-sharing on the 8-pin device, an unlock sequence must be performed to access the DBG pin. If this sequence is not completed during a system reset, then the PAO/DBG pin functions only as a GPIO pin.

The following sequence unlocks the DBG pin:

- 1. Hold PA2/RESET Low.
- 2. Wait 5 ms for the internal reset sequence to complete.
- 3. Send the following bytes serially to the debug pin:

```
DBG \leftarrow 80H (autobaud)
DBG \leftarrow EBH
DBG \leftarrow 5AH
DBG \leftarrow 70H
DBG \leftarrow CDH (32-bit unlock key)
```

4. Release PA2/RESET. The PA0/DBG pin is now identical in function to that of the DBG pin on the 20- or 28-pin device. To enter DEBUG Mode, reautobaud and write 80H to the OCD Control Register (see the On-Chip Debugger Commands section on page 162).

Breakpoints

Execution breakpoints are generated using the BRK instruction (opcode 00H). When the eZ8 CPU decodes a BRK instruction, it signals the OCD. If breakpoints are enabled, the OCD enters DEBUG Mode and idles the eZ8 CPU. If breakpoints are not enabled, the OCD ignores the BRK signal and the BRK instruction operates as an NOP instruction.

Breakpoints in Flash Memory

The BRK instruction is opcode 00H, which corresponds to the fully programmed state of a byte in Flash memory. To implement a breakpoint, write 00H to the required break address, overwriting the current instruction. To remove a breakpoint, the corresponding page of Flash memory must be erased and reprogrammed with the original data.

Runtime Counter

The OCD contains a 16-bit Runtime Counter. It counts system clock cycles between breakpoints. The counter starts counting when the OCD leaves DEBUG Mode and stops counting when it enters DEBUG Mode again or when it reaches the maximum count of FFFFH.

Table 126. Flash Memory Electrical Characteristics and Timing

 V_{DD} = 2.7V to 3.6V T_A = -40°C to +105°C (unless otherwise stated)

	•		,		
Parameter	Minimum	Typical	Maximum	Units	Notes
Flash Byte Read Time	100	-	_	ns	
Flash Byte Program Time	20	_	40	μs	
Flash Page Erase Time	10	_	_	ms	
Flash Mass Erase Time	200	-	_	ms	
Writes to Single Address Before Next Erase	-	-	2		
Flash Row Program Time	-	-	8	ms	Cumulative program time for single row cannot exceed limit before next erase. This parameter is only an issue when bypassing the Flash Controller.
Data Retention	100	-	-	years	25°C
Endurance	10,000	_		cycles	Program/erase cycles

Table 127. Watchdog Timer Electrical Characteristics and Timing

 V_{DD} = 2.7V to 3.6V T_A = -40°C to +105°C (unless otherwise stated)

		-		-		
Symbol	Parameter	Minimum	Typical	Maximum	Units	Conditions
F _{WDT}	WDT Oscillator Frequency		10		kHz	
F _{WDT}	WDT Oscillator Error			<u>+</u> 50	%	
T _{WDT} -	WDT Calibrated Timeout	0.98	1	1.02	S	V _{DD} = 3.3 V; T _A = 30°C
		0.70	1	1.30	S	$V_{DD} = 2.7 \text{V to } 3.6 \text{V}$ $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}$
		0.50	1	1.50	S	$V_{DD} = 2.7 \text{V to } 3.6 \text{V}$ $T_A = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C}$

Table 128. Analog-to-Digital Converter Electrical Characteristics and Timing

 $V_{DD} = 3.0 \text{V to } 3.6 \text{V}$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ (unless otherwise stated)

		(uniess				
Symbol	Parameter	Minimum	Typical	Maximum	Units	Conditions
	Resolution	10		_	bits	
	Differential Nonlinearity (DNL)	-1.0	-	1.0	LSB ³	External V_{REF} = 2.0 V; $R_S \leftarrow 3.0 \text{ k}\Omega$
	Integral Nonlinearity (INL)	-3.0	-	3.0	LSB ³	External V_{REF} = 2.0 V; $R_S \leftarrow 3.0 \text{ k}\Omega$
	Offset Error with Calibration		<u>+</u> 1		LSB ³	
	Absolute Accuracy with Calibration		<u>+</u> 3		LSB ³	
V_{REF}	Internal Reference Voltage	1.0 2.0	1.1 2.2	1.2 2.4	V	REFSEL=01 REFSEL=10
V_{REF}	Internal Reference Variation with Temperature		<u>+</u> 1.0		%	Temperature variation with $V_{DD} = 3.0$
V _{REF}	Internal Reference Voltage Variation with V _{DD}		<u>+</u> 0.5		%	Supply voltage variation with $T_A = 30$ °C
R _{RE} -	Reference Buffer Output Impedance		850		W	When the internal reference is buffered and driven out to the VREF pin (REFOUT = 1)
	Single-Shot Conversion Time	_	5129	_	Sys- tem clock cycles	All measurements but temperature sensor
			10258			Temperature sensor measurement
	Continuous Conversion Time	-	256	_	Sys- tem clock cycles	All measurements but temperature sensor
			512			Temperature sensor measurement

Notes:

- 1. Analog source impedance affects the ADC offset voltage (because of pin leakage) and input settling time.
- 2. Devices are factory calibrated at V_{DD} = 3.3 V and T_A = +30°C, so the ADC is maximally accurate under these conditions.
- 3. LSBs are defined assuming 10-bit resolution.
- 4. This is the maximum recommended resistance seen by the ADC input pin.
- 5. The input impedance is inversely proportional to the system clock frequency.

UART Timing

Figure 32 and Table 133 provide timing information for UART pins for the case where CTS is used for flow control. The CTS to DE assertion delay (T1) assumes the transmit data register has been loaded with data prior to CTS assertion.




Figure 32. UART Timing With CTS

Table 133. UART Timing With CTS

		Dela	y (ns)
Parameter	Abbreviation	Minimum	Maximum
UART			
T ₁	CTS Fall to DE output delay	2 * X _{IN} period	2 * X _{IN} period + 1 bit time
T ₂	DE assertion to TXD falling edge (start bit) delay	+	: 5
T ₃	End of Stop Bit(s) to DE deassertion delay	±	: 5

Packaging

Zilog's F0823 Series of MCUs includes the Z8F0113, Z8F0123, Z8F0213, Z8F0223, Z8F0413, Z8F0423, Z8F0813 and Z8F0823 devices, which are available in the following packages:

- 8-pin Plastic Dual Inline Package (PDIP)
- 8-Pin Quad Flat No-Lead Package (QFN)/MLF-S¹
- 20-pin Plastic Dual-Inline Package (PDIP)
- 20-pin Small Outline Integrated Circuit Package (SOIC)
- 20-pin Small Shrink Outline Package (SSOP)
- 28-pin Plastic Dual-Inline Package (PDIP)
- 28-pin Small Outline Integrated Circuit Package (SOIC)
- 28-pin Small Shrink Outline Package (SSOP)

Current diagrams for each of these packages are published in Zilog's <u>Packaging Product Specification (PS0072)</u>, which is available free for download from the Zilog website.

^{1.} The footprint of the QFN)/MLF-S package is identical to that of the 8-pin SOIC package, but with a lower profile.



Table 135. Z8 Encore! XP F0823 Series Ordering Matrix (Continued)

Part Number	Flash	RAM	I/O Lines	Interrupts	16-Bit Timers w/PWM	10-Bit A/D Channels	UART with IrDA	Description
Z8 Encore! XP F0823	Series w	ith 4	KB Fla	sh, 10	-Bit An	alog-1	o-Digi	tal Converter
Standard Temperatu	re: 0°C to	70°C						
Z8F0423PB005SG	4 KB	1 KB	6	12	2	4	1	PDIP 8-pin package
Z8F0423QB005SG	4 KB	1 KB	6	12	2	4	1	QFN 8-pin package
Z8F0423SB005SG	4 KB	1 KB	6	12	2	4	1	SOIC 8-pin package
Z8F0423SH005SG	4 KB	1 KB	16	18	2	7	1	SOIC 20-pin package
Z8F0423HH005SG	4 KB	1 KB	16	18	2	7	1	SSOP 20-pin package
Z8F0423PH005SG	4 KB	1 KB	16	18	2	7	1	PDIP 20-pin package
Z8F0423SJ005SG	4 KB	1 KB	22	18	2	8	1	SOIC 28-pin package
Z8F0423HJ005SG	4 KB	1 KB	22	18	2	8	1	SSOP 28-pin package
Z8F0423PJ005SG	4 KB	1 KB	22	18	2	8	1	PDIP 28-pin package
Extended Temperatu	ıre: –40°C	to 10	5°C					
Z8F0423PB005EG	4 KB	1 KB	6	12	2	4	1	PDIP 8-pin package
Z8F0423QB005EG	4 KB	1 KB	6	12	2	4	1	QFN 8-pin package
Z8F0423SB005EG	4 KB	1 KB	6	12	2	4	1	SOIC 8-pin package
Z8F0423SH005EG	4 KB	1 KB	16	18	2	7	1	SOIC 20-pin package
Z8F0423HH005EG	4 KB	1 KB	16	18	2	7	1	SSOP 20-pin package
Z8F0423PH005EG	4 KB	1 KB	16	18	2	7	1	PDIP 20-pin package
Z8F0423SJ005EG	4 KB	1 KB	22	18	2	8	1	SOIC 28-pin package
Z8F0423HJ005EG	4 KB	1 KB	22	18	2	8	1	SSOP 28-pin package
Z8F0423PJ005EG	4 KB	1 KB	22	18	2	8	1	PDIP 28-pin package



Table 135. Z8 Encore! XP F0823 Series Ordering Matrix (Continued)

							<u> </u>	
Part Number	Flash	RAM	I/O Lines	Interrupts	16-Bit Timers w/PWM	10-Bit A/D Channels	UART with IrDA	Description
Z8 Encore! XP F0823			(B FI	ash, 10	-Bit An	alog-i	to-Digi	tal Converter
Standard Temperatu								
Z8F0223PB005SG		512 B	6	12	2	4	1	PDIP 8-pin package
Z8F0223QB005SG		512 B	6	12	2	4	1	QFN 8-pin package
Z8F0223SB005SG		512 B	6	12	2	4	1	SOIC 8-pin package
Z8F0223SH005SG	2 KB	512 B	16	18	2	7	1	SOIC 20-pin package
Z8F0223HH005SG	2 KB	512 B	16	18	2	7	1	SSOP 20-pin package
Z8F0223PH005SG	2 KB	512 B	16	18	2	7	1	PDIP 20-pin package
Z8F0223SJ005SG	2 KB	512 B	22	18	2	8	1	SOIC 28-pin package
Z8F0223HJ005SG	2 KB	512 B	22	18	2	8	1	SSOP 28-pin package
Z8F0223PJ005SG	2 KB	512 B	22	18	2	8	1	PDIP 28-pin package
Extended Temperatu	re: –40°	C to 10	5°C					
Z8F0223PB005EG	2 KB	512 B	6	12	2	4	1	PDIP 8-pin package
Z8F0223QB005EG	2 KB	512 B	6	12	2	4	1	QFN 8-pin package
Z8F0223SB005EG	2 KB	512 B	6	12	2	4	1	SOIC 8-pin package
Z8F0223SH005EG	2 KB	512 B	16	18	2	7	1	SOIC 20-pin package
Z8F0223HH005EG	2 KB	512 B	16	18	2	7	1	SSOP 20-pin package
Z8F0223PH005EG	2 KB	512 B	16	18	2	7	1	PDIP 20-pin package
Z8F0223SJ005EG	2 KB	512 B	22	18	2	8	1	SOIC 28-pin package
Z8F0223HJ005EG	2 KB	512 B	22	18	2	8	1	SSOP 28-pin package
Z8F0223PJ005EG	2 KB	512 B	22	18	2	8	1	PDIP 28-pin package



Table 135. Z8 Encore! XP F0823 Series Ordering Matrix (Continued)

							<u> </u>
Part Number	Flash RAM	VO Lines	Interrupts	16-Bit Timers w/PWM	10-Bit A/D Channels	UART with IrDA	Description
Z8 Encore! XP F0823 Series with 2 KB Flash							
Standard Temperature: 0°C to 70°C							
Z8F0213PB005SG	2 KB 512	B 6	12	2	0	1	PDIP 8-pin package
Z8F0213QB005SG	2 KB 512	B 6	12	2	0	1	QFN 8-pin package
Z8F0213SB005SG	2 KB 512	B 6	12	2	0	1	SOIC 8-pin package
Z8F0213SH005SG	2 KB 512	B 16	18	2	0	1	SOIC 20-pin package
Z8F0213HH005SG	2 KB 512	B 16	18	2	0	1	SSOP 20-pin package
Z8F0213PH005SG	2 KB 512	B 16	18	2	0	1	PDIP 20-pin package
Z8F0213SJ005SG	2 KB 512	B 24	18	2	0	1	SOIC 28-pin package
Z8F0213HJ005SG	2 KB 512	B 24	18	2	0	1	SSOP 28-pin package
Z8F0213PJ005SG	2 KB 512	B 24	18	2	0	1	PDIP 28-pin package
Extended Temperature: -40°C to 105°C							
Z8F0213PB005EG	2 KB 512	B 6	12	2	0	1	PDIP 8-pin package
Z8F0213QB005EG	2 KB 512	B 6	12	2	0	1	QFN 8-pin package
Z8F0213SB005EG	2 KB 512	B 6	12	2	0	1	SOIC 8-pin package
Z8F0213SH005EG	2 KB 512	B 16	18	2	0	1	SOIC 20-pin package
Z8F0213HH005EG	2 KB 512	B 16	18	2	0	1	SSOP 20-pin package
Z8F0213PH005EG	2 KB 512	B 16	18	2	0	1	PDIP 20-pin package
Z8F0213SJ005EG	2 KB 512	B 24	18	2	0	1	SOIC 28-pin package
Z8F0213HJ005EG	2 KB 512	B 24	18	2	0	1	SSOP 28-pin package
Z8F0213PJ005EG	2 KB 512	B 24	18	2	0	1	PDIP 28-pin package