Zilog - Z8F0823SH005EG2156 Datasheet



T

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	5MHz
Connectivity	IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	16
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0823sh005eg2156

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 106.	Assembly Language Syntax Example 1 175
Table 107.	Assembly Language Syntax Example 2
Table 108.	Notational Shorthand
Table 109.	Additional Symbols
Table 110.	Arithmetic Instructions
Table 111.	Bit Manipulation Instructions
Table 112.	Block Transfer Instructions 179
Table 113.	CPU Control Instructions 180
Table 114.	Load Instructions
Table 115.	Logical Instructions
Table 116.	Program Control Instructions
Table 117.	Rotate and Shift Instructions
Table 118.	eZ8 CPU Instruction Summary 182
Table 119.	Opcode Map Abbreviations 193
Table 120.	Absolute Maximum Ratings 196
Table 121.	DC Characteristics
Table 122.	Power Consumption
Table 123.	AC Characteristics
Table 124.	Internal Precision Oscillator Electrical Characteristics
Table 125.	Power-On Reset and Voltage Brown-Out Electrical Characteristics
	and Timing 201
Table 126.	Flash Memory Electrical Characteristics and Timing 202
Table 127.	Watchdog Timer Electrical Characteristics and Timing 202
Table 128.	Analog-to-Digital Converter Electrical Characteristics and Timing 203
Table 129.	Comparator Electrical Characteristics
Table 130.	GPIO Port Input Timing 205
Table 131.	GPIO Port Output Timing 206
Table 132.	On-Chip Debugger Timing
Table 133.	UART Timing With CTS 208
Table 134.	UART Timing Without CTS 209
Table 135.	Z8 Encore! XP F0823 Series Ordering Matrix 211

ilog Embedded in Life An ■IXYS Company 21

Reset and Stop Mode Recovery

The Reset Controller within the Z8 Encore! XP F0823 Series controls Reset and Stop Mode Recovery operation and provides indication of low supply voltage conditions. In typical operation, the following events cause a Reset:

- Power-On Reset (POR)
- Voltage Brown-Out (VBO)
- Watchdog Timer time-out (when configured by the WDT_RES Flash Option Bit to initiate a reset)
- External RESET pin assertion (when the alternate RESET function is enabled by the GPIO register)
- On-chip Debugger initiated Reset (OCDCTL[0] set to 1)

When the device is in STOP Mode, a Stop Mode Recovery is initiated by either of the following:

- Watchdog Timer time-out
- GPIO port input pin transition on an enabled Stop Mode Recovery source

The VBO circuitry on the device performs the following function:

• Generates the VBO reset when the supply voltage drops below a minimum safe level

Reset Types

F0823 Series MCUs provide several different types of Reset operations. Stop Mode Recovery is considered a form of Reset. Table 9 lists the types of Reset and their operating characteristics. The duration of a System Reset is longer if the external crystal oscillator is enabled by the Flash option bits; this configuration allows additional time for oscillator startup.

	Reset Characteristics and Latency					
Reset Type	Control Registers	eZ8 CPU	Reset Latency (Delay)			
System Reset	Reset (as applicable)	Reset	66 Internal Precision Oscillator Cycles			
Stop Mode Recovery	Unaffected, except WDT_CTL and OSC_CTL registers	Reset	66 Internal Precision Oscillator Cycles + IPO startup time			

Table 9. Reset and Stop Mode Recovery Characteristics and Latency

Embedded in Life An TXYS Company

Port	Pin	Mnemonic	Alternate Function Description	Alternate Function Set Register AFS1
Port A ¹	PA0	T0IN/T0OUT	Timer 0 Input/Timer 0 Output Complement	N/A
		Reserved		=
	PA1	TOOUT	Timer 0 Output	-
		Reserved		-
	PA2	DE0	UART 0 Driver Enable	-
		Reserved		-
	PA3	CTS0	UART 0 Clear to Send	-
		Reserved		-
	PA4	RXD0/IRRX0	UART 0 / IrDA 0 Receive Data	-
		Reserved		-
	PA5	TXD0/IRTX0	UART 0 / IrDA 0 Transmit Data	-
		Reserved		-
	PA6	T1IN/T1OUT ²	Timer 1 Input/Timer 1 Output Complement	-
		Reserved		-
	PA7	T1OUT	Timer 1 Output	-
		Reserved		_

Table 17. Port Alternate Function Mapping (Non 8-Pin Parts)

Notes:

 Because there is only a single alternate function for each Port A pin, the Alternate Function Set registers are not implemented for Port A. Enabling alternate function selections as described in the <u>Port A–C Alternate Function</u> <u>Subregisters</u> section on page 43 automatically enables the associated alternate function.

2. Whether PA0/PA6 take on the timer input or timer output complement function depends on the timer configuration as described in the <u>Timer Pin Signal Operation</u> section on page 83.

 Because there are at most two choices of alternate function for any pin of Port B, the Alternate Function Set register AFS2 is implemented but not used to select the function. Also, alternate function selection as described in the <u>Port A–C Alternate Function Subregisters</u> section on page 43 must also be enabled.

4. V_{REF} is available on PB5 in 28-pin products only.

 Because there are at most two choices of alternate function for any pin of Port C, the Alternate Function Set register AFS2 is implemented but not used to select the function. Also, Alternate Function selection as described in the <u>Port A–C Alternate Function Subregisters</u> section on page 43 must also be enabled.

6. V_{REF} is available on PC2 in 20-pin parts only.

bedded in Life

40

PC[2:0]. All other signal pins are 5V-tolerant, and can safely handle inputs higher than V_{DD} even with the pull-ups enabled.

External Clock Setup

For systems using an external TTL drive, PB3 is the clock source for 20- and 28-pin devices. In this case, configure PB3 for alternate function CLKIN. Write the Oscillator Control Register (see the <u>Oscillator Control Register Definitions</u> section on page 171) such that the external oscillator is selected as the system clock. For 8-pin devices, use PA1 instead of PB3.

GPIO Interrupts

Many of the GPIO port pins are used as interrupt sources. Some port pins are configured to generate an interrupt request on either the rising edge or falling edge of the pin input signal. Other port pin interrupt sources generate an interrupt when any edge occurs (both rising and falling). For more information about interrupts using the GPIO pins, see the <u>Interrupt Controller</u> chapter on page 54.

GPIO Control Register Definitions

Four registers for each port provide access to GPIO control, input data, and output data. Table 18 lists these port registers. Use the Port A–D Address and Control registers together to provide access to subregisters for port configuration and control.

Port Register	
Mnemonic	Port Register Name
P <i>x</i> ADDR	Port A–C Address Register (Selects subregisters).
P <i>x</i> CTL	Port A–C Control Register (Provides access to subregisters).
PxIN	Port A–C Input Data Register.
P <i>x</i> OUT	Port A–C Output Data Register.
Port Subregister	
Mnemonic	Port Register Name
P <i>x</i> DD	Data Direction.
P <i>x</i> AF	Alternate Function.
P <i>x</i> OC	Output Control (Open-Drain).

Table 18. GPIO Port Registers and Subregisters



Caution: To avoid retriggerings of the Watchdog Timer interrupt after exiting the associated interrupt service routine, Zilog recommends that the service routine continues to read from the RSTSTAT register until the WDT bit is cleared as shown in the following example.

```
CLEARWDT:
LDX r0, RSTSTAT ; read reset status register to clear wdt bit
BTJNZ 5, r0, CLEARWDT ; loop until bit is cleared
```

Interrupt Control Register Definitions

For all interrupts other than the Watchdog Timer interrupt, the Primary Oscillator Fail Trap, and the Watchdog Timer Oscillator Fail Trap, the interrupt control registers enable individual interrupts, set interrupt priorities, and indicate interrupt requests.

Interrupt Request 0 Register

The Interrupt Request 0 (IRQ0) register (Table 36) stores the interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ0 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU reads the Interrupt Request 0 register to determine if any interrupt requests are pending.

Bit	7	6	5	4	3	2	1	0	
Field	Reserved	T1I	тоі	U0RXI	U0TXI	Reserved		ADCI	
RESET	0	0	0	0	0	0		0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W		R/W	
Address		FC0H							

Bit	Description
[7]	Reserved This bit is reserved and must be programmed to 0.
[6] T1I	Timer 1 Interrupt Request0 = No interrupt request is pending for Timer 1.1 = An interrupt request from Timer 1 is awaiting service.
[5] TOI	Timer 0 Interrupt Request 0 = No interrupt request is pending for Timer 0. 1 = An interrupt request from Timer 0 is awaiting service.



60

Bit	Description (Continued)
[4] U0RXI	 UART 0 Receiver Interrupt Request 0 = No interrupt request is pending for the UART 0 receiver. 1 = An interrupt request from the UART 0 receiver is awaiting service.
[3] UOTXI	 UART 0 Transmitter Interrupt Request 0 = No interrupt request is pending for the UART 0 transmitter. 1 = An interrupt request from the UART 0 transmitter is awaiting service.
[2:1]	Reserved These bits are reserved and must be programmed to 00.
[0] ADCI	 ADC Interrupt Request 0 = No interrupt request is pending for the ADC. 1 = An interrupt request from the ADC is awaiting service.

Interrupt Request 1 Register

The Interrupt Request 1 (IRQ1) register (Table 37) stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ1 Register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU reads the Interrupt Request 1 Register to determine if any interrupt requests are pending.

Bit	7	6	5	4	3	2	1	0
Field	PA7VI	PA6CI	PA5I	PA4I	PA3I	PA2I	PA1I	PA0I
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FC3H							

Table 37. Interrupt Request 1 Register (IRQ1)

Bit	Description
[7] PA7V	Port A7 Interrupt Request 0 = No interrupt request is pending for GPIO Port A. 1 = An interrupt request from GPIO Port A.
[6] PA6C	Port A6 or Comparator Interrupt Request 0 = No interrupt request is pending for GPIO Port A or Comparator. 1 = An interrupt request from GPIO Port A or Comparator.
[5:0] PAxI	 Port A Pin x Interrupt Request 0 = No interrupt request is pending for GPIO Port A pin x. 1 = An interrupt request from GPIO Port A pin x is awaiting service.
Note:	x indicates the specific GPIO Port pin number (0–5).



Table 47. IRQ2 Enable Low Bit Register (IRQ2ENL)

Bit	7	6	5	4	3	2	1	0
Field	Reserved				C3ENL	C2ENL	C1ENL	C0ENL
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FC8H							

Bit	Description
[7:4]	Reserved These bits are reserved and must be programmed to 0000.
[3] C3ENL	Port C3 Interrupt Request Enable Low Bit
[2] C2ENL	Port C2 Interrupt Request Enable Low Bit
[1] C1ENL	Port C1 Interrupt Request Enable Low Bit
[0] C0ENL	Port C0 Interrupt Request Enable High Low

Interrupt Edge Select Register

The Interrupt Edge Select (IRQES) Register (Table 48) determines whether an interrupt is generated for the rising edge or falling edge on the selected GPIO Port A or Port D input pin.

Bit	7	6	5	4	3	2	1	0
Field	IES7	IES6	IES5	IES4	IES3	IES2	IES1	IES0
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				FC	DH			

Table 48.	Interrupt	Edae	Select	Register	(IRQES)	۱
14010 101				itegiete.	(,

Bit	Description
[7] IESx	Interrupt Edge Select x 0 = An interrupt request is generated on the falling edge of the PA x input or PD x . 1 = An interrupt request is generated on the rising edge of the PA x input PD x .

Note: x indicates the specific GPIO port pin number (7–0).

Embedded in Life

PWM SINGLE OUTPUT Mode

In PWM SINGLE OUTPUT Mode, the timer outputs a PWM output signal through a GPIO port pin. The timer input is the system clock. The timer first counts up to the 16-bit PWM match value stored in the Timer PWM High and Low Byte registers. When the timer count value matches the PWM value, the Timer Output toggles. The timer continues counting until it reaches the reload value stored in the Timer Reload High and Low Byte registers. Upon reaching the reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes.

If the TPOL bit in the Timer Control Register is set to 1, the Timer Output signal begins as a High (1) and transitions to a Low (0) when the timer value matches the PWM value. The Timer Output signal returns to a High (1) after the timer reaches the reload value and is reset to 0001H.

If the TPOL bit in the Timer Control Register is set to 0, the Timer Output signal begins as a Low (0) and transitions to a High (1) when the timer value matches the PWM value. The Timer Output signal returns to a Low (0) after the timer reaches the reload value and is reset to 0001H.

Observe the following steps to configure a timer for PWM Single Output mode and initiating the PWM operation:

- 1. Write to the Timer Control Register to:
 - Disable the timer
 - Configure the timer for PWM Mode
 - Set the prescale value
 - Set the initial logic level (High or Low) and PWM High/Low transition for the Timer Output alternate function
- 2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H); this write only affects the first pass in PWM Mode. After the first timer reset in PWM Mode, counting always begins at the reset value of 0001H.
- 3. Write to the PWM High and Low Byte registers to set the PWM value.
- 4. Write to the Timer Reload High and Low Byte registers to set the reload value (PWM period). The reload value must be greater than the PWM value.
- 5. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 6. Configure the associated GPIO port pin for the Timer Output alternate function.
- 7. Write to the Timer Control Register to enable the timer and initiate counting.

The PWM period is represented by the following equation:

Embedded in Life An IXYS Company 97

Universal Asynchronous Receiver/ Transmitter

The universal asynchronous receiver/transmitter (UART) is a full-duplex communication channel capable of handling asynchronous data transfers. The UART uses a single 8-bit data mode with selectable parity. The features of UART include:

- 8-bit asynchronous data transfer
- Selectable even- and odd-parity generation and checking
- Option of one or two STOP bits
- Separate transmit and receive interrupts
- Framing, parity, overrun, and break detection
- Separate transmit and receive enables
- 16-bit baud rate generator (BRG)
- Selectable MULTIPROCESSOR (9-bit) Mode with three configurable interrupt schemes
- BRG can be configured and used as a basic 16-bit timer
- Driver Enable output for external bus transceivers

Architecture

The UART consists of three primary functional blocks: transmitter, receiver, and baud rate generator. The UART's transmitter and receiver function independently, but employ the same baud rate and data format. Figure 10 displays the UART architecture.

ilog Ibedded in Life

145

Flash Sector Protect Register

The Flash Sector Protect (FPROT) Register is shared with the Flash Page Select Register. When the Flash Control Register is written with 5EH, the next write to this address targets the Flash Sector Protect Register. In all other cases, it targets the Flash Page Select Register.

This register selects one of the 8 available Flash memory sectors to be protected. The reset state of each Sector Protect bit is an unprotected state. After a sector is protected by setting its corresponding register bit, it cannot be unprotected (the register bit cannot be cleared) without powering down the device.

Bit	7	6	5	4	3	2	1	0
Field	SPROT7	SPROT6	SPROT5	SPROT4	SPROT3	SPROT2	SPROT1	SPROT0
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				FF	9H			

Table 84. Flash Sector Protect Register (FPROT)

Bit Description

[7] Sector Protection

- SPROT*n* Each bit corresponds to a 1024-byte Flash sector on devices in the 8K range, while the remaining devices correspond to a 512-byte Flash sector. To determine the appropriate Flash memory sector address range and sector number for your Z8F0823 Series product, please refer to <u>Table 79</u> on page 134 and to Figure 20, which follows the table.
 - For Z8F08x3 and Z8F04x3 devices, all bits are used.
 - For Z8F02x3 devices, the upper 4 bits are unused.
 - For Z8F01x3 devices, the upper 6 bits are unused.

Note: n indicates the specific Flash sector (7–0).

Flash Frequency High and Low Byte Registers

The Flash Frequency High (FFREQH) and Low Byte (FFREQL) registers combine to form a 16-bit value, FFREQ, to control timing for Flash program and erase operations. The 16-bit binary Flash Frequency value must contain the system clock frequency (in kHz) and is calculated using the following equation:

$$FFREQ[15:0] = \{FFREQH[7:0], FFREQL[7:0]\} = \frac{System Clock Frequency}{1000}$$



150

Bit	Description (Continued)
[3] VBO_AO	 Voltage Brown-Out Protection Always ON 0 = Voltage Brown-Out Protection can be disabled in STOP Mode to reduce total power consumption. For the block to be disabled, the power control register bit must also be written (see the <u>Power Control Register 0</u> section on page 31). 1 = Voltage Brown-Out Protection is always enabled including during STOP Mode. This setting is the default for unprogrammed (erased) Flash.
[2] FRP	 Flash Read Protect 0 = User program code is inaccessible. Limited control features are available through the On-Chip Debugger. 1 = User program code is accessible. All On-Chip Debugger commands are enabled. This setting is the default for unprogrammed (erased) Flash.
[1]	Reserved This bit is reserved and must be programmed to 1.
[0] FWP	 Flash Write Protect This Option Bit provides Flash Program Memory protection: 0 = Programming and erasure disabled for all of Flash Program Memory. Programming, Page Erase, and Mass Erase through User Code is disabled. Mass Erase is available using the On-Chip Debugger. 1 = Programming, Page Erase, and Mass Erase are enabled for all of Flash program memory.

Table 90. Flash Options Bits at Program Memory Address 0001H

Bit	7	6	5	4	3	2 1					
Field		Reserved		XTLDIS							
RESET	U	U	U	U	U	U	U	U			
R/W	R/W	R/W	R/W	R/W	R/W R/W R/W R/V						
Address		Program Memory 0001H									
Note: U =	Unchanged by Reset. R/W = Read/Write.										



OCD Unlock Sequence (8-Pin Devices Only)

Because of pin-sharing on the 8-pin device, an unlock sequence must be performed to access the DBG pin. If this sequence is not completed during a system reset, then the PA0/DBG pin functions only as a GPIO pin.

The following sequence unlocks the DBG pin:

- 1. Hold PA2/RESET Low.
- 2. Wait 5 ms for the internal reset sequence to complete.
- 3. Send the following bytes serially to the debug pin:

```
\begin{array}{l} \text{DBG} \leftarrow 80\text{H} \text{ (autobaud)} \\ \\ \text{DBG} \leftarrow \text{EBH} \\ \\ \text{DBG} \leftarrow 5\text{AH} \\ \\ \\ \text{DBG} \leftarrow 70\text{H} \\ \\ \\ \\ \text{DBG} \leftarrow \text{CDH} \text{ (32-bit unlock key)} \end{array}
```

 Release PA2/RESET. The PA0/DBG pin is now identical in function to that of the DBG pin on the 20- or 28-pin device. To enter DEBUG Mode, reautobaud and write 80H to the OCD Control Register (see the <u>On-Chip Debugger Commands</u> section on page 162).

Breakpoints

Execution breakpoints are generated using the BRK instruction (opcode 00H). When the eZ8 CPU decodes a BRK instruction, it signals the OCD. If breakpoints are enabled, the OCD enters DEBUG Mode and idles the eZ8 CPU. If breakpoints are not enabled, the OCD ignores the BRK signal and the BRK instruction operates as an NOP instruction.

Breakpoints in Flash Memory

The BRK instruction is opcode 00H, which corresponds to the fully programmed state of a byte in Flash memory. To implement a breakpoint, write 00H to the required break address, overwriting the current instruction. To remove a breakpoint, the corresponding page of Flash memory must be erased and reprogrammed with the original data.

Runtime Counter

The OCD contains a 16-bit Runtime Counter. It counts system clock cycles between breakpoints. The counter starts counting when the OCD leaves DEBUG Mode and stops counting when it enters DEBUG Mode again or when it reaches the maximum count of FFFFH.

ILOG[®] Ibedded in Life IXYS Company 164

Read Program Counter (07H). The Read Program Counter command reads the value in the eZ8 CPU's Program Counter (PC). If the device is not in DEBUG Mode or if the Flash Read Protect Option bit is enabled, this command returns FFFFH.

```
DBG \leftarrow 07H
DBG \rightarrow ProgramCounter[15:8]
DBG \rightarrow ProgramCounter[7:0]
```

Write Register (08H). The Write Register command writes data to the Register File. Data can be written 1–256 bytes at a time (256 bytes can be written by setting size to 0). If the device is not in DEBUG Mode, the address and data values are discarded. If the Flash Read Protect Option bit is enabled, only writes to the Flash Control Registers are allowed and all other register write data values are discarded.

```
DBG \leftarrow 08H
DBG \leftarrow {4'h0,Register Address[11:8]}
DBG \leftarrow Register Address[7:0]
DBG \leftarrow Size[7:0]
DBG \leftarrow 1-256 data bytes
```

Read Register (09H). The Read Register command reads data from the Register File. Data can be read 1–256 bytes at a time (256 bytes can be read by setting size to 0). If the device is not in DEBUG Mode or if the Flash Read Protect Option bit is enabled, this command returns FFH for all the data values.

```
DBG \leftarrow 09H
DBG \leftarrow {4'h0,Register Address[11:8]
DBG \leftarrow Register Address[7:0]
DBG \leftarrow Size[7:0]
DBG \rightarrow 1-256 data bytes
```

Write Program Memory (0AH). The Write Program Memory command writes data to Program Memory. This command is equivalent to the LDC and LDCI instructions. Data can be written 1–65536 bytes at a time (65536 bytes can be written by setting size to 0). The on-chip Flash Controller must be written to and unlocked for the programming operation to occur. If the Flash Controller is not unlocked, the data is discarded. If the device is not in DEBUG Mode or if the Flash Read Protect Option bit is enabled, the data is discarded.

```
DBG \leftarrow 0AH

DBG \leftarrow Program Memory Address[15:8]

DBG \leftarrow Program Memory Address[7:0]

DBG \leftarrow Size[15:8]

DBG \leftarrow Size[7:0]

DBG \leftarrow 1-65536 data bytes
```

Read Program Memory (0BH). The Read Program Memory command reads data from Program Memory. This command is equivalent to the LDC and LDCI instructions. Data can be read 1–65536 bytes at a time (65536 bytes can be read by setting size to 0). If the device is not in DEBUG Mode or if the Flash Read Protect Option Bit is enabled, this command returns FFH for the data.



DBG \leftarrow 0BH DBG \leftarrow Program Memory Address[15:8] DBG \leftarrow Program Memory Address[7:0] DBG \leftarrow Size[15:8] DBG \leftarrow Size[7:0] DBG \rightarrow 1-65536 data bytes

Write Data Memory (0CH). The Write Data Memory command writes data to Data Memory. This command is equivalent to the LDE and LDEI instructions. Data can be written 1–65536 bytes at a time (65536 bytes can be written by setting size to 0). If the device is not in DEBUG Mode or if the Flash Read Protect Option Bit is enabled, the data is discarded.

```
DBG \leftarrow 0CH
DBG \leftarrow Data Memory Address[15:8]
DBG \leftarrow Data Memory Address[7:0]
DBG \leftarrow Size[15:8]
DBG \leftarrow Size[7:0]
DBG \leftarrow 1-65536 data bytes
```

Read Data Memory (0DH). The Read Data Memory command reads from Data Memory. This command is equivalent to the LDE and LDEI instructions. Data can be read 1 to 65536 bytes at a time (65536 bytes can be read by setting size to 0). If the device is not in DEBUG Mode, this command returns FFH for the data.

```
DBG \leftarrow 0DH
DBG \leftarrow Data Memory Address[15:8]
DBG \leftarrow Data Memory Address[7:0]
DBG \leftarrow Size[15:8]
DBG \leftarrow Size[7:0]
DBG \rightarrow 1-65536 data bytes
```

Read Program Memory CRC (0EH). The Read Program Memory Cyclic Redundancy Check (CRC) command computes and returns the CRC of Program Memory using the 16bit CRC-CCITT polynomial. If the device is not in DEBUG Mode, this command returns FFFFH for the CRC value. Unlike most other OCD Read commands, there is a delay from issuing of the command until the OCD returns the data. The OCD reads the Program Memory, calculates the CRC value, and returns the result. The delay is a function of the Program Memory size and is approximately equal to the system clock period multiplied by the number of bytes in the Program Memory.

```
DBG \leftarrow 0EH
DBG \rightarrow CRC[15:8]
DBG \rightarrow CRC[7:0]
```

Step Instruction (10H). The Step Instruction steps one assembly instruction at the current Program Counter (PC) location. If the device is not in DEBUG Mode or the Flash Read Protect Option bit is enabled, the OCD ignores this command.

DBG ← 10H



Table 102. OCD Control Register (OCDCTL)

Bit	7	6	5	4	3	2	1	0			
Field	DBGMODE	BRKEN	DBGACK		Rese	erved		RST			
RESET	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R	R	R	R	R/W			
Bit Description											
 [7] DEBUG Mode DBGMODE The device enters DEBUG Mode when this bit is 1. When in DEBUG Mode, the eZ8 CPU stops fetching new instructions. Clearing this bit causes the eZ8 CPU to restart. This bit automatically set when a BRK instruction is decoded and breakpoints are enabled. If the Flash Read Protect Option Bit is enabled, this bit can only be cleared by resetting the device. It cannot be written to 0. 0 = F0823 Series device is operating in NORMAL Mode. 1 = F0823 Series device is in DEBUG Mode 											
[6] BRKEN	Breakpoir This bit col are disable when a BR cally set to 0 = Breakp 1 = Breakp	at Enable Introls the be ad and the E K instruction 1. points are di points are en	ehavior of th BRK instructi n is decoded isabled. nabled.	e BRK instru on behaves d, the DBGM	uction (opco similar to a DDE bit of th	de 00н). Ву n NOP instru e OCDCTL	v default, bre uction. If this register is a	eakpoints bit is 1, utomati-			
[5] DBGACK	Debug Ac This bit en Debug Acł 0 = Debug 1 = Debug	knowledge ables the de nowledge d Acknowled Acknowled	ebug acknov character (F lge is disable lge is enable	wledge featu FH) to the h ed. ed.	ure. If this bi ost when a	t is set to 1, Breakpoint o	the OCD se occurs.	ends a			
[4:1]	Reserved These bits	ved bits are reserved and must be 00000 when read.									
 [0] Reset RST Setting this bit to 1 resets the Z8F04xA family device. The device goes through a normal Power-On Reset sequence with the exception that the OCD is not reset. This bit is automically cleared to 0 at the end of reset. 0 = No effect. 1 = Reset the Flash Read Protect Option Bit device. 											

ilog° Embedded in Life An∎IXYS Company

188

Assembly		Add Mo	lress ode	_ Opcode(s)			Fla	ags			_ Fetch	Instr.
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Ζ	S	V	D	Н	Cycles	Cycles
POPX dst	dst $\leftarrow @SP$ SP \leftarrow SP + 1	ER		D8	-	-	_	_	-	_	3	2
PUSH src	$SP \leftarrow SP - 1$	R		70	-	_	_	_	_	-	2	2
	$@SP \leftarrow src$	IR		71							2	3
		IM		IF70							3	2
PUSHX src	$SP \leftarrow SP - 1$ @ $SP \leftarrow src$	ER		C8	_	_	-	-	_	-	3	2
RCF	$C \leftarrow 0$			CF	0	-	_	_	-	_	1	2
RET	$\begin{array}{l} PC \leftarrow @SP \\ SP \leftarrow SP + 2 \end{array}$			AF	-	_	_	-	_	_	1	4
RL dst		R		90	*	*	*	*	_	_	2	2
	C - D7 D6 D5 D4 D3 D2 D1 D0 - dst	IR		91							2	3
RLC dst		R		10	*	*	*	*	_	_	2	2
	C ← D7 <u>D6D5</u> D4 <u>D3D2D1D0</u> ← ⁴ dst	IR		11							2	3
RR dst		R		E0	*	*	*	*	_	_	2	2
	► D7 D6 D5 D4 D3 D2 D1 D0 dst	IR		E1							2	3
RRC dst		R		C0	*	*	*	*	-	_	2	2
	►D7D6D5D4D3D2D1D0 ► C	IR		C1							2	3

Table 118. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation:

* = Value is a function of the result of the operation.

- = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

ilog° Embedded in Life An∎IXYS Company

189

Assombly		Add Mo	lress ode	Opcodo(s)			Fla	ags			Fotob	Instr
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Ζ	S	V	D	Н	Cycles	Cycles
SBC dst, src	$dst \gets dst - src - C$	r	r	32	*	*	*	*	1	*	2	3
	-	r	lr	33	-						2	4
	-	R	R	34	-						3	3
	-	R	IR	35	-						3	4
	-	R	IM	36	-						3	3
	-	IR	IM	37	-						3	4
SBCX dst, src	$dst \gets dst - src - C$	ER	ER	38	*	*	*	*	1	*	4	3
	-	ER	IM	39	-						4	3
SCF	C ← 1			DF	1	-	_	-	-	_	1	2
SRA dst	*	R		D0	*	*	*	0	_	-	2	2
	D7D6D5D4D3D2D1D0 ► C dst	IR		D1	-						2	3
SRL dst	0 - ▶ D7 D6 D5 D4 D3 D2 D1 D0 ₽ C	R		1F C0	*	*	0	*	-	_	3	2
	dst	IR		1F C1	-						3	3
SRP src	$RP \leftarrow src$		IM	01	-	_	_	_	_	_	2	2
STOP	STOP Mode			6F	-	-	-	_	-	-	1	2
SUB dst, src	$dst \gets dst - src$	r	r	22	*	*	*	*	1	*	2	3
	-	r	lr	23	-						2	4
		R	R	24	-						3	3
		R	IR	25	-						3	4
	-	R	IM	26	-						3	3
		IR	IM	27	-						3	4
SUBX dst, src	$dst \gets dst - src$	ER	ER	28	*	*	*	*	1	*	4	3
	-	ER	IM	29	-						4	3
SWAP dst	$dst[7:4] \leftrightarrow dst[3:0]$	R		F0	Х	*	*	Х	-	-	2	2
	-	IR		F1	-						2	3

Table 118. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation:

* = Value is a function of the result of the operation.

- = Unaffected.

X = Undefined.

0 = Reset to 0.

1 =Set to 1.



							Le	ower Nil	bble (He	x)						
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0	1.1 BRK	2.2 SRP IM	2.3 ADD r1,r2	2.4 ADD r1,lr2	3.3 ADD R2,R1	3.4 ADD IR2,R1	3.3 ADD R1,IM	3.4 ADD IR1,IM	4.3 ADDX ER2,ER1	4.3 ADDX IM,ER1	2.3 DJNZ r1,X	2.2 JR cc,X	2.2 LD r1,IM	3.2 JP cc,DA	1.2 INC r1	1.2 NOP
1	2.2 RLC R1	2.3 RLC IR1	2.3 ADC r1,r2	2.4 ADC r1,lr2	3.3 ADC R2,R1	3.4 ADC IR2,R1	3.3 ADC R1,IM	3.4 ADC IR1,IM	4.3 ADCX ER2,ER1	4.3 ADCX IM,ER1						See 2nd Opcode Map
2	2.2 INC R1	2.3 INC IR1	2.3 SUB r1.r2	2.4 SUB r1.lr2	3.3 SUB R2.R1	3.4 SUB IR2.R1	3.3 SUB R1.IM	3.4 SUB	4.3 SUBX ER2.ER1	4.3 SUBX						1
3	2.2 DEC R1	2.3 DEC IR1	2.3 SBC r1.r2	2.4 SBC r1.lr2	3.3 SBC R2.R1	3.4 SBC IR2.R1	3.3 SBC R1.IM	3.4 SBC	4.3 SBCX ER2.ER1	4.3 SBCX						
4	2.2 DA R1	2.3 DA IR1	2.3 OR r1.r2	2.4 OR r1.lr2	3.3 OR R2.R1	3.4 OR IR2.R1	3.3 OR R1.IM	3.4 OR IR1.IM	4.3 ORX ER2.ER1	4.3 ORX IM.ER1						
5	2.2 POP R1	2.3 POP IR1	2.3 AND r1.r2	2.4 AND r1.lr2	3.3 AND R2.R1	3.4 AND IR2.R1	3.3 AND R1.IM	3.4 AND	4.3 ANDX ER2.ER1	4.3 ANDX						1.2 WDT
6	2.2 COM R1	2.3 COM IR1	2.3 TCM r1.r2	2.4 TCM r1.lr2	3.3 TCM R2.R1	3.4 TCM IR2.R1	3.3 TCM R1.IM	3.4 TCM	4.3 TCMX ER2.ER1	4.3 TCMX						1.2 STOP
7	2.2 PUSH R2	2.3 PUSH IR2	2.3 TM r1.r2	2.4 TM r1.lr2	3.3 TM R2.R1	3.4 TM IR2.R1	3.3 TM R1.IM	3.4 TM IR1.IM	4.3 TMX ER2.ER1	4.3 TMX IM.ER1						1.2 HALT
8	2.5 DECW RR1	2.6 DECW	2.5 LDE r1 lrr2	2.9 LDEI	3.2 LDX r1 FR2	3.3 LDX	3.4 LDX	3.5 LDX	3.4 LDX r1 rr2 X	3.4 LDX						1.2 DI
9	2.2 RL R1	2.3 RL	2.5 LDE r2 lrr1	2.9 LDEI	3.2 LDX	3.3 LDX	3.4 LDX R2 IRR1	3.5 LDX	3.3 LEA	3.5 LEA						1.2 El
А	2.5 INCW	2.6 INCW	2.3 CP r1 r2	2.4 CP r1 lr2	3.3 CP R2 R1	3.4 CP	3.3 CP R1 IM	3.4 CP	4.3 CPX ER2 ER1	4.3 CPX						1.4 RET
в	2.2 CLR R1	2.3 CLR	2.3 XOR r1.r2	2.4 XOR	3.3 XOR R2 R1	3.4 XOR	3.3 XOR R1 IM	3.4 XOR	4.3 XORX ER2 ER1	4.3 XORX						1.5 IRET
С	2.2 RRC R1	2.3 RRC	2.5 LDC	2.9 LDCI	2.3 JP	2.9 LDC		3.4 LD	3.2 PUSHX	INI,EICI						1.2 RCF
D	2.2 SRA	2.3 SRA	2.5 LDC	2.9 LDCI	2.6 CALL	2.2 BSWAP	3.3 CALL	3.4 LD	3.2 POPX							1.2 SCF
Е	2.2 RR	2.3 RR	2.2 BIT	2.3 LD	3.2 LD	3.3 LD	3.2 LD	12,11,X 3.3 LD	4.2 LDX	4.2 LDX						1.2 CCF
F	2.2 SWAP R1	2.3 SWAP	2.6 TRAP	2.3 LD	2.8 MULT RR1	3.3 LD R2 IR1	81,IM 3.3 BTJ p.b.r1 X	3.4 BTJ	EK2,ER1	IIVI,EK1	▼	V	┥			

Figure 27. First Opcode Map

> ilog Embedded in Life An IXYS Company 214

umber			les	lpts	Timers M	A/D Channels	with IrDA	iption
art N	-lash	RAM	/o Lir	nterru	l6-Bit v/PWI	0-Bit	JART	Descr
Z8 Encore! XP F0823	B Series v	with 4 l	KB Fla	 ash	~ >	-		U
Standard Temperatu	re: 0°C t	o 70°C						
Z8F0413PB005SG	4 KB	1 KB	6	12	2	0	1	PDIP 8-pin package
Z8F0413QB005SG	4 KB	1 KB	6	12	2	0	1	QFN 8-pin package
Z8F0413SB005SG	4 KB	1 KB	6	12	2	0	1	SOIC 8-pin package
Z8F0413SH005SG	4 KB	1 KB	16	18	2	0	1	SOIC 20-pin package
Z8F0413HH005SG	4 KB	1 KB	16	18	2	0	1	SSOP 20-pin package
Z8F0413PH005SG	4 KB	1 KB	16	18	2	0	1	PDIP 20-pin package
Z8F0413SJ005SG	4 KB	1 KB	24	18	2	0	1	SOIC 28-pin package
Z8F0413HJ005SG	4 KB	1 KB	24	18	2	0	1	SSOP 28-pin package
Z8F0413PJ005SG	4 KB	1 KB	24	18	2	0	1	PDIP 28-pin package
Extended Temperatu	ure: –40°	C to 10	5°C					
Z8F0413PB005EG	4 KB	1 KB	6	12	2	0	1	PDIP 8-pin package
Z8F0413QB005EG	4 KB	1 KB	6	12	2	0	1	QFN 8-pin package
Z8F0413SB005EG	4 KB	1 KB	6	12	2	0	1	SOIC 8-pin package
Z8F0413SH005EG	4 KB	1 KB	16	18	2	0	1	SOIC 20-pin package
Z8F0413HH005EG	4 KB	1 KB	16	18	2	0	1	SSOP 20-pin package
Z8F0413PH005EG	4 KB	1 KB	16	18	2	0	1	PDIP 20-pin package
Z8F0413SJ005EG	4 KB	1 KB	24	18	2	0	1	SOIC 28-pin package
Z8F0413HJ005EG	4 KB	1 KB	24	18	2	0	1	SSOP 28-pin package
Z8F0413PJ005EG	4 KB	1 KB	24	18	2	0	1	PDIP 28-pin package

Table 135. Z8 Encore! XP F0823 Series Ordering Matrix (Continued)



part selection guide 2