

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Details                    |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | AVR   |
| Core Size                  | 8-Bit   |
| Speed                      | 8MHz  |
| Connectivity               | SPI, UART/USART   |
| Peripherals                | POR, PWM, WDT   |
| Number of I/O              | 32  |
| Program Memory Size        | 4KB (2K x 16)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 256 x 8   |
| RAM Size                   | 256 x 8   |
| Voltage - Supply (Vcc/Vdd) | $4V \sim 6V$  |
| Data Converters            | A/D 8x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-LCC (J-Lead)   |
| Supplier Device Package    | 44-PLCC (16.6x16.6)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/at90s4434-8ji |
|                            |   |


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Features

- AVR<sup>®</sup> High-performance and Low-power RISC Architecture
  - 118 Powerful Instructions Most Single Clock Cycle Execution
  - 32 x 8 General-purpose Working Registers
  - Up to 8 MIPS Throughput at 8 MHz
- Data and Nonvolatile Program Memories
  - 4K/8K Bytes of In-System Programmable Flash SPI Serial Interface for In-System Programming Endurance: 1,000 Write/Erase Cycles
  - 256/512 Bytes EEPROM
    - Endurance: 100,000 Write/Erase Cycles
  - 256/512 Bytes Internal SRAM
  - Programming Lock for Software Security
- Peripheral Features
  - 8-channel, 10-bit ADC
  - Programmable UART
  - Master/Slave SPI Serial Interface
  - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
  - One 16-bit Timer/Counter with Separate Prescaler, Compare and Capture Modes and Dual 8-, 9-, or 10-bit PWM
  - Programmable Watchdog Timer with On-chip Oscillator
  - On-chip Analog Comparator
- Special Microcontroller Features
  - Power-on Reset Circuit
  - Real-time Clock (RTC) with Separate Oscillator and Counter Mode
  - External and Internal Interrupt Sources
  - Three Sleep Modes: Idle, Power Save and Power-down
- Power Consumption at 4 MHz, 3V, 20°C
  - Active: 6.4 mA
  - Idle Mode: 1.9 mA
  - Power-down Mode: <1 μA</p>
- I/O and Packages
  - 32 Programmable I/O Lines
  - 40-pin PDIP, 44-pin PLCC and 44-pin TQFP
- Operating Voltages
  - V<sub>CC</sub>: 4.0 6.0V AT90S4434/AT90S8535
  - V<sub>cc</sub>: 2.7 6.0V AT90LS4434/AT90LS8535
- Speed Grades:
  - 0 8 MHz AT90S4434/AT90S8535
  - 0 4 MHz AT90LS4434/AT90LS8535

## Pin Configurations





8-bit **AVR**<sup>®</sup> Microcontroller with 4K/8K Bytes In-System Programmable Flash

AT90S4434 AT90LS4434 AT90S8535 AT90LS8535

# Preliminary

# Summary

Rev. 1041FS-10/00







## Description

The AT90S4434/8535 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the AT90S4434/8535 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

### **Block Diagram**





# AT90S/LS4434 and AT90S/LS8535

# AT90S/LS4434 and AT90S/LS8535

The AVR core combines a rich instruction set with 32 general-purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The AT90S4434/8535 provides the following features: 4K/8K bytes of In-System Programmable Flash, 256/512 bytes EEPROM, 256/512 bytes SRAM, 32 general-purpose I/O lines, 32 general-purpose working registers, Real-time Clock (RTC), three flexible timer/counters with compare modes, internal and external interrupts, a programmable serial UART, 8-channel, 10-bit ADC, programmable Watchdog Timer with internal oscillator, an SPI serial port and three software-selectable power-saving modes. The Idle Mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The Power-down Mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power Save Mode, the timer oscillator continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The on-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface or by a conventional nonvolatile memory programmer. By combining an 8-bit RISC CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT90S4434/8535 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The AT90S4434/8535 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

### Comparison between AT90S4434 and AT90S8535

The AT90S4434 has 4K bytes of In-System Programmable Flash, 256 bytes of EEPROM and 256 bytes of internal SRAM. The AT90S8535 has 8K bytes of In-System Programmable Flash, 512 bytes of EEPROM and 512 bytes of internal SRAM. Table 1 summarizes the different memory sizes for the two devices.

#### Table 1. Memory Size Summary

| Part      | Flash    | EEPROM    | SRAM      |
|-----------|----------|-----------|-----------|
| AT90S4434 | 4K bytes | 256 bytes | 256 bytes |
| AT90S8535 | 8K bytes | 512 bytes | 512 bytes |

### **Pin Descriptions**

#### VCC

Digital supply voltage

#### GND

Digital ground

### Port A (PA7..PA0)

Port A is an 8-bit bi-directional I/O port. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers can sink 20 mA and can drive LED displays directly. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated.

Port A also serves as the analog inputs to the A/D Converter.

The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

### Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port B output buffers can sink 20 mA. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. Port B also serves the functions of various special features of the AT90S4434/8535 as listed on page 71.





The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

#### Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port C output buffers can sink 20 mA. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. Two Port C pins can alternatively be used as oscillator for Timer/Counter2.

The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

#### Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated.

Port D also serves the functions of various special features of the AT90S4434/8535 as listed on page 79.

The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

#### RESET

Reset input. An external reset is generated by a low level on the RESET pin. Reset pulses longer than 50 ns will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

#### XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

#### XTAL2

Output from the inverting oscillator amplifier.

#### AVCC

This is the supply voltage pin for Port A and the A/D Converter. If the ADC is not used, this pin must be connected to VCC. If the ADC is used, this pin must be connected to VCC via a low-pass filter. See page 61 for details on operation of the ADC.

#### AREF

This is the analog reference input for the A/D Converter. For ADC operations, a voltage in the range 2V to  $AV_{CC}$  must be applied to this pin.


#### AGND


Analog ground. If the board has a separate analog ground plane, this pin should be connected to this ground plane. Otherwise, connect to GND.

## **Architectural Overview**

The fast-access register file concept contains 32 x 8-bit general-purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one Arithmetic Logic Unit (ALU) operation is executed. Two operands are output from the register file, the operation is executed and the result is stored back in the register file – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing, enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look-up function. These added function registers are the 16-bit X-register, Y-register and Z-register.





The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. Figure 2 shows the AT90S4434/8535 AVR RISC microcontroller architecture.

In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses (\$00 - \$1F), allowing them to be accessed as though they were ordinary memory locations.





The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, Timer/Counters, A/D converters and other I/O functions. The I/O memory can be accessed directly or as the Data Space locations following those of the register file, \$20 - \$5F.

The AVR uses a Harvard architecture concept – with separate memories and buses for program and data. The program memory is executed with a two-stage pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is in-system downloadable Flash memory.


With the relative jump and call instructions, the whole 2K/4K address space is directly accessed. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM and consequently, the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 9/10-bit stack pointer (SP) is read/write-accessible in the I/O space.

The 256/512 bytes data SRAM can be easily accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

#### Figure 3. Memory Maps



A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector table at the beginning of the program memory. The different interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

# AT90S/LS4434 and AT90S/LS8535

# AT90S/LS4434 and AT90S/LS8535

## **Register Summary**

| Address                    | Name     | Bit 7   | Bit 6   | Bit 5     | Bit 4              | Bit 3           | Bit 2   | Bit 1         | Bit 0  | Page               |
|----------------------------|----------|---|---------|-----------|--------------------|-----------------|---------|---------------|--------|--------------------|
| \$3F (\$5F)                | SREG     | I   | Т       | Н         | S                  | V               | N       | z             | с      | page 18            |
| \$3E (\$5E)                | SPH      |   | -       | -         | -                  |                 | -       | SP9           | SP8    | page 18            |
| \$3D (\$5D)                | SPL      | SP7   | SP6     | SP5       | SP4                | SP3             | SP2     | SP1           | SP0    | page 10<br>page 18 |
| \$3C (\$5C)                | Reserved | <u>, , , , , , , , , , , , , , , , , , , </u> |         |           |                    |                 | , 0.2   |               | 0.0    | Page 10            |
| \$3B (\$5B)                | GIMSK    | INT1  | INT0    | -         | -                  | -               | -       | -             | -      | page 24            |
| \$3A (\$5A)                | GIFR     | INTF1   | INTFO   |           |                    |                 |         |               |        | page 25            |
| \$39 (\$59)                | TIMSK    | OCIE2   | TOIE2   | TICIE1    | OCIE1A             | OCIE1B          | TOIE1   | -             | TOIE0  | page 25            |
| \$38 (\$58)                | TIFR     | OCF2  | TOV2    | ICF1      | OCF1A              | OCF1B           | TOV1    | _             | TOV0   | page 26            |
| \$37 (\$57)                | Reserved | 0012  | 1012    | 101 1     | 001111             | 00115           | 1011    |               | 1010   | page 20            |
| \$36 (\$56)                | Reserved |   |         |           |                    |                 |         |               |        |                    |
| \$35 (\$55)                | MCUCR    | -   | SE      | SM1       | SM0                | ISC11           | ISC10   | ISC01         | ISC00  | page 27            |
| \$34 (\$54)                | MCUSR    |   | -       | -         | -                  | -               | 10010   | EXTRF         | PORF   | page 27<br>page 23 |
| \$33 (\$53)                | TCCR0    | _   | -       | -         | _                  |                 | CS02    | CS01          | CS00   | page 20<br>page 32 |
| \$32 (\$52)                | TCNT0    | -   | -       | -         |                    | unter0 (8 Bits) | 0302    | 0301          | 0300   |                    |
| \$32 (\$52)                | Reserved |   |         |           | Timer/Co           |                 |         |               |        | page 32            |
|                            | Reserved |   |         |           |                    |                 |         |               |        |                    |
| \$30 (\$50)                |          | 001111  | 0014140 | COMIDI    | COM100             | 1               | i       | DWATT         | DWATO  | none 04            |
| \$2F (\$4F)                | TCCR1A   | COM1A1  | COM1A0  | COM1B1    | COM1B0             | -               | -       | PWM11         | PWM10  | page 34            |
| \$2E (\$4E)                | TCCR1B   | ICNC1   | ICES1   | -<br>Tim  | -                  | CTC1            | CS12    | CS11          | CS10   | page 35            |
| \$2D (\$4D)                | TCNT1H   |   |         |           | er/Counter1 – Co   |                 | - · ·   |               |        | page 36            |
| \$2C (\$4C)                | TCNT1L   |   |         |           | ner/Counter1 – Co  | ž.              |         |               |        | page 36            |
| \$2B (\$4B)                | OCR1AH   |   |         |           | ounter1 – Output ( |                 | * /     |               |        | page 37            |
| \$2A (\$4A)                | OCR1AL   |   |         |           | ounter1 – Output ( |                 |         |               |        | page 37            |
| \$29 (\$49)                | OCR1BH   |   |         |           | ounter1 – Output ( |                 |         |               |        | page 37            |
| \$28 (\$48)                | OCR1BL   |   |         |           | ounter1 – Output ( |                 |         |               |        | page 37            |
| \$27 (\$47)                | ICR1H    |   |         |           | Counter1 – Input   | · •             | * /     |               |        | page 37            |
| \$26 (\$46)                | ICR1L    |   | 1       | 1         | Counter1 – Input   | , ,             | · · · · |               |        | page 37            |
| \$25 (\$45)                | TCCR2    | -   | PWM2    | COM21     | COM20              | CTC2            | CS22    | CS21          | CS20   | page 41            |
| \$24 (\$44)                | TCNT2    |   |         |           |                    | unter2 (8 Bits) |         |               |        | page 42            |
| \$23 (\$43)                | OCR2     |   |         | Ti        | mer/Counter2 Ou    |                 |         | 1             |        | page 42            |
| \$22 (\$42)                | ASSR     | -   | -       | -         | -                  | AS2             | TCN2UB  | OCR2UB        | TCR2UB | page 44            |
| \$21 (\$41)                | WDTCR    | -   | -       | -         | WDTOE              | WDE             | WDP2    | WDP1          | WDP0   | page 46            |
| \$20 (\$40)                | Reserved |   |         |           |                    |                 |         |               |        |                    |
| \$1F (\$3F)                | EEARH    |   | 1       | 1         | 1                  | 1               | •       | 1             | EEAR9  | page 48            |
| \$1E (\$3E)                | EEARL    | EEAR7   | EEAR6   | EEAR5     | EEAR4              | EEAR3           | EEAR2   | EEAR1         | EEAR0  | page 48            |
| \$1D (\$3D)                | EEDR     |   |         |           | EEPROM             | Data Register   | 1       | 1             |        | page 48            |
| \$1C (\$3C)                | EECR     | -   | -       | -         | -                  | EERIE           | EEMWE   | EEWE          | EERE   | page 48            |
| \$1B (\$3B)                | PORTA    | PORTA7  | PORTA6  | PORTA5    | PORTA4             | PORTA3          | PORTA2  | PORTA1        | PORTA0 | page 70            |
| \$1A (\$3A)                | DDRA     | DDA7  | DDA6    | DDA5      | DDA4               | DDA3            | DDA2    | DDA1          | DDA0   | page 70            |
| \$19 (\$39)                | PINA     | PINA7   | PINA6   | PINA5     | PINA4              | PINA3           | PINA2   | PINA1         | PINA0  | page 70            |
| \$18 (\$38)                | PORTB    | PORTB7  | PORTB6  | PORTB5    | PORTB4             | PORTB3          | PORTB2  | PORTB1        | PORTB0 | page 72            |
| \$17 (\$37)                | DDRB     | DDB7  | DDB6    | DDB5      | DDB4               | DDB3            | DDB2    | DDB1          | DDB0   | page 72            |
| \$16 (\$36)                | PINB     | PINB7   | PINB6   | PINB5     | PINB4              | PINB3           | PINB2   | PINB1         | PINB0  | page 72            |
| \$15 (\$35)                | PORTC    | PORTC7  | PORTC6  | PORTC5    | PORTC4             | PORTC3          | PORTC2  | PORTC1        | PORTC0 | page 77            |
| \$14 (\$34)                | DDRC     | DDC7  | DDC6    | DDC5      | DDC4               | DDC3            | DDC2    | DDC1          | DDC0   | page 77            |
| \$13 (\$33)                | PINC     | PINC7   | PINC6   | PINC5     | PINC4              | PINC3           | PINC2   | PINC1         | PINC0  | page 77            |
| \$12 (\$32)                | PORTD    | PORTD7  | PORTD6  | PORTD5    | PORTD4             | PORTD3          | PORTD2  | PORTD1        | PORTD0 | page 80            |
| \$11 (\$31)                | DDRD     | DDD7  | DDD6    | DDD5      | DDD4               | DDD3            | DDD2    | DDD1          | DDD0   | page 80            |
| \$10 (\$30)                | PIND     | PIND7   | PIND6   | PIND5     | PIND4              | PIND3           | PIND2   | PIND1         | PIND0  | page 80            |
| \$0F (\$2F)                | SPDR     |   |         |           | SPI Da             | ta Register     |         |               |        | page 53            |
| \$0E (\$2E)                | SPSR     | SPIF  | WCOL    | -         | -                  | -               | -       | -             | -      | page 53            |
| \$0D (\$2D)                | SPCR     | SPIE  | SPE     | DORD      | MSTR               | CPOL            | CPHA    | SPR1          | SPR0   | page 52            |
| \$0C (\$2C)                | UDR      | 1   | •       | •         |                    | Data Register   | •       | •             | •      | page 57            |
| \$0B (\$2B)                | USR      | RXC   | TXC     | UDRE      | FE                 | OR              | -       | -             | -      | page 57            |
| \$0A (\$2A)                | UCR      | RXCIE   | TXCIE   | UDRIE     | RXEN               | TXEN            | CHR9    | RXB8          | TXB8   | page 58            |
| \$09 (\$29)                | UBRR     |   |         |           |                    | d Rate Register |         |               |        | page 59            |
| \$08 (\$28)                | ACSR     | ACD   | -       | ACO       | ACI                | ACIE            | ACIC    | ACIS1         | ACIS0  | page 60            |
| \$07 (\$27)                | ADMUX    | -   | -       | -         | -                  | -               | MUX2    | MUX1          | MUX0   | page 65            |
| \$06 (\$26)                | ADCSR    | ADEN  | ADSC    | ADFR      | ADIF               | ADIE            | ADPS2   | ADPS1         | ADPS0  | page 66            |
| \$05 (\$25)                | ADCSH    | -   | -       | -         | -                  | -               | -       | ADF31<br>ADC9 | ADC8   | page 60<br>page 67 |
| \$05 (\$25)<br>\$04 (\$24) | ADCH     | ADC7  | ADC6    | -<br>ADC5 | -<br>ADC4          | -<br>ADC3       | ADC2    | ADC9<br>ADC1  | ADC8   | page 67<br>page 67 |
| \$04 (\$24)<br>\$03 (\$20) | Reserved | ADUI  | ADCO    | ADC3      | AD04               | AD03            | AD02    | ADUT          | ADOU   | page 67            |
|                            |          |   |         |           |                    |                 |         |               |        |                    |
| \$02 (\$22)                | Reserved |   |         |           |                    |                 |         |               |        |                    |
|                            | Reserved |   |         |           |                    |                 |         |               |        |                    |
| \$01 (\$21)<br>\$00 (\$20) | Reserved |   |         |           |                    |                 |         |               |        |                    |

Notes:

For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written. Some of the status flags are cleared by writing a logical "1" to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only. 1. 2.





# Instruction Set Summary

| ARITHMETIC AND LOGIC INS'ADDRd, RrADCRd, RrADWRdl, KSUBRd, RrSUBIRd, KSBCRd, RrSBCIRd, KSBCRd, RrSBCIRd, KSBWRdl, KANDRd, RrORIRd, RrORIRd, RrCOMRdNEGRdSBRRd, KCOMRdDECRdDECRdSERRdSERRdSERRdSERRdSERRdSERRdBANCH INSTRUCTIONSRJMPkIJMPRCALLkICALLkICALLkRCALLkRCPRd, RrCPCRd, RrCPCRd, RrCPCRd, RrCPIRd, KSBRSRr, bSBISP, bSBRSRr, bSBISP, bBRBSS, kBRCCkBRNEkBRLOkBRLkBRLkBRLkBRLSkBRLSkBRLSkBRLSkBRLSkBRHSkBRHSkBRHSkBRHSkBRHSkBRHSk<   | Add Two Registers         Add With Carry Two Registers         Add Immediate to Word         Subtract Two Registers         Subtract Constant from Register         Subtract with Carry Two Registers         Subtract with Carry Two Registers         Subtract With Carry Two Registers         Subtract Market Carry Two Registers         Subtract Immediate from Word         Logical AND Registers         Logical OR Registers         Logical OR Registers         One's Complement         Two's Complement         Set Bit(s) in Register         Increment         Decrement         Test for Zero or Minus         Clear Register         Set Register         Relative Jump | $\begin{tabular}{ c c c c } \hline Rd \leftarrow Rd + Rr \\ \hline Rd \leftarrow Rd + Rr + C \\ \hline Rdh:Rdl \leftarrow Rdh:Rdl + K \\ \hline Rd \leftarrow Rd - Rr - C \\ \hline Rd \leftarrow Rd - Rr - C \\ \hline Rdh:Rdl \leftarrow Rdh:Rdl - K \\ \hline Rd \leftarrow Rd - Rr \\ \hline Rd \leftarrow Rd \cdot Rr \\ \hline Rd \leftarrow Rd \circ Rr \\ \hline Rd \leftarrow Rd \circ Rr \\ \hline Rd \leftarrow Rd & Rr \\ \hline Rd \leftarrow Rd & V \\ \hline Rd \leftarrow Rd & R \\ \hline Rd $ | Z,C,N,V,H<br>Z,C,N,V,H<br>Z,C,N,V,S<br>Z,C,N,V,H<br>Z,C,N,V,H<br>Z,C,N,V,H<br>Z,C,N,V,H<br>Z,C,N,V,S<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,C,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V,Z,N,V<br>Z,N,V,Z, | 1<br>1<br>2<br>1<br>1<br>1<br>1<br>2<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1  |
|---|--|---|---|---|
| ADCRd, RrADIWRdl, KSUBRd, RrSUBIRd, KSBCRd, RrSBCIRd, KSBCIRd, KSBIWRdl, KANDRd, RrANDIRd, RrORRd, RrCOMRd, RrCOMRd, RrCOMRd, KCOMRdNEGRdSBRRd, KCDRRd, KCOMRdNEGRdSBRRd, KINCRdDECRdSERRdSERRdSERRdBAANCH INSTRUTIONSRJMPkIJMPRCALLkICALLKCPCRd, RrCPSERd, RrCPCRd, RrCPCRd, KSBRCRr, bSBRSS, kBRBSS, kBRBSS, kBRCCkBRNIkBRCLkBRCLkBRHSkBRACkBRHSkBRACkBRACkBRACkBRACkBRACkBRACkBRACkBRACkBRACkBRACkBRACkBRACkBRACkBRACkBRACk  | Add with Carry Two Registers         Add Immediate to Word         Subtract Two Registers         Subtract Constant from Register         Subtract with Carry Two Registers         Subtract with Carry Two Registers         Subtract with Carry Two Registers         Subtract Immediate from Word         Logical AND Registers         Logical OR Registers         Logical OR Registers         Logical OR Registers         One's Complement         Two's Complement         Set Bit(s) in Register         Clear Bit(s) in Register         Decrement         Test for Zero or Minus         Clear Register         Set Register   | $\begin{array}{c c c c c c c c c c c c c c c c c c c $  | Z,C,N,V,H<br>Z,C,N,V,S<br>Z,C,N,V,H<br>Z,C,N,V,H<br>Z,C,N,V,H<br>Z,C,N,V,H<br>Z,C,N,V,S<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V,H  | 1           2           1           1           2           1 |
| ADIWRdI, KSUBRd, RrSUBIRd, KSBCRd, RrSBCIRd, KSBCIRd, KSBIWRdI, KANDRd, RrANDIRd, RrORIRd, RrCOMRd, RrCOMRd, KCOMRd, KCOMRd, KCOMRdSBRRd, KCOMRdSBRRd, KCOMRdSBRRd, KCOMRdSBRRd, KINCRdDECRdTSTRdCLRRdSERRdBAANCH INSTRUCTIONSJJMPkJJMPKIJMPKCPCRd, RrCPSERd, RrCPCRd, RrCPIRd, KSBRCRr, bSBISP, bSBRSS, kBRACCkBRAC<  | Add Immediate to Word         Subtract Two Registers         Subtract Constant from Register         Subtract with Carry Two Registers         Subtract with Carry Two Registers         Subtract Immediate from Word         Logical AND Registers         Logical OR Registers         Logical OR Registers         Logical OR Registers         One's Complement         Two's Complement         Set Bit(s) in Register         Clear Bit(s) in Register         Increment         Test for Zero or Minus         Clear Register         Set Register  | $\begin{tabular}{ c c c c } \hline Rdh:Rdl \leftarrow Rdh:Rdl + K \\ \hline Rd \leftarrow Rd - Rr \\ \hline Rd \leftarrow Rd - K \\ \hline Rd \leftarrow Rd - K \\ \hline Rd \leftarrow Rd - Rr - C \\ \hline Rdh:Rdl \leftarrow Rdh:Rdl - K \\ \hline Rd \leftarrow Rd - Rr \\ \hline Rd \leftarrow Rd \bullet Rr \\ \hline Rd \leftarrow Rd \bullet K \\ \hline Rd \leftarrow Rd & V \\ \hline Rd \leftarrow Rd & R \\ \hline Rd $  | Z,C,N,V,S<br>Z,C,N,V,H<br>Z,C,N,V,H<br>Z,C,N,V,H<br>Z,C,N,V,S<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V   | 2<br>1<br>1<br>1<br>2<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1  |
| SUBRd, RrSUBIRd, KSBCRd, RrSBCIRd, KSBCIRd, KSBIWRdI, KANDRd, RrANDIRd, RrORIRd, RrORIRd, RrCOMRdRGRd, RrCOMRdNEGRd, KCERRd, KCBRRd, KINCRdDECRdTSTRdCLRRdBRANCH INSTRUCTIONSRJMPkJMPRCALLKICALLKCPSERd, RrCPSERd, RrCPIRd, KSBRCRr, bSBISP, bSBRSS, kBRACCS, kBRACS, kBREQkBREQkBRANEkBREQkBRANEkBRASS, kBRASS, kBRASK <td>Subtract Two Registers         Subtract Constant from Register         Subtract with Carry Two Registers         Subtract with Carry Constant from Reg.         Subtract Immediate from Word         Logical AND Registers         Logical OR Registers         Logical OR Registers         Logical OR Registers         One's Complement         Two's Complement         Set Bit(s) in Register         Increment         Decrement         Test for Zero or Minus         Clear Register         Set Register</td> <td><math display="block">\begin{array}{c c c c c c c c c c c c c c c c c c c </math></td> <td>Z,C,N,V,H<br/>Z,C,N,V,H<br/>Z,C,N,V,H<br/>Z,C,N,V,H<br/>Z,C,N,V,S<br/>Z,N,V<br/>Z,N,V<br/>Z,N,V<br/>Z,N,V<br/>Z,N,V<br/>Z,C,N,V<br/>Z,C,N,V<br/>Z,C,N,V<br/>Z,C,N,V<br/>Z,N,V<br/>Z,N,V<br/>Z,N,V<br/>Z,N,V</td> <td>1<br/>1<br/>1<br/>2<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1</td>   | Subtract Two Registers         Subtract Constant from Register         Subtract with Carry Two Registers         Subtract with Carry Constant from Reg.         Subtract Immediate from Word         Logical AND Registers         Logical OR Registers         Logical OR Registers         Logical OR Registers         One's Complement         Two's Complement         Set Bit(s) in Register         Increment         Decrement         Test for Zero or Minus         Clear Register         Set Register  | $\begin{array}{c c c c c c c c c c c c c c c c c c c $  | Z,C,N,V,H<br>Z,C,N,V,H<br>Z,C,N,V,H<br>Z,C,N,V,H<br>Z,C,N,V,S<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V  | 1<br>1<br>1<br>2<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1   |
| SUBIRd, KSBCRd, RrSBCIRd, KSBUWRdI, KANDRd, RrANDIRd, RrORIRd, RrORIRd, RrORIRd, RrCOMRdSBRRd, RrCOMRdSBRRd, KEORRd, KCOMRdSBRRd, KINCRdDECRdTSTRdCLRRdSERRdBANCH INSTRUCTIONSRJMPkJJMPRCALLkICALLRTCPSERd, RrCPCRd, RrCPIRd, KSBRCRr, bSBISP, bSBRSS, kBRACS, kBREQkBRNEkBRCSkBRCLkBRHSkBRALDkBRALDkBRALkBRALkBRALkBRALkBRALTk   | Subtract Constant from Register         Subtract with Carry Two Registers         Subtract with Carry Constant from Reg.         Subtract Immediate from Word         Logical AND Registers         Logical OR Registers         Logical OR Register and Constant         Exclusive OR Registers         One's Complement         Two's Complement         Set Bit(s) in Register         Increment         Decrement         Test for Zero or Minus         Clear Register         Set Register   | $\begin{array}{c c c c c c c c c c c c c c c c c c c $  | Z,C,N,V,H<br>Z,C,N,V,H<br>Z,C,N,V,H<br>Z,C,N,V,S<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V  | 1           1           2           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1           1   |
| SBCRd, RrSBCIRd, KSBIWRdl, KANDRd, RrANDIRd, RrORRd, RrORIRd, RrORIRd, RrCOMRdSBRRd, RrCOMRdSBRRd, KEGRRdSBRRd, KINCRdDECRdTSTRdCLRRdBRANCH INSTRUCTIONSRJMPkIJMPRCALLkICALLRTCPRd, RrCPSERd, RrCPCRd, RrCPIRd, KSBRCRr, bSBISP, bSBISP, bSBISP, bBRBSS, kBRACKBRACKBRACKBRACKBRAS </td <td>Subtract with Carry Two Registers         Subtract with Carry Constant from Reg.         Subtract Immediate from Word         Logical AND Registers         Logical AND Registers         Logical OR Register and Constant         Exclusive OR Register and Constant         Exclusive OR Registers         One's Complement         Two's Complement         Clear Bit(s) in Register         Increment         Decrement         Test for Zero or Minus         Clear Register         Set Register</td> <td><math display="block">\begin{array}{c c c c c c c c c c c c c c c c c c c </math></td> <td>Z,C,N,V,H<br/>Z,C,N,V,H<br/>Z,C,N,V,S<br/>Z,N,V<br/>Z,N,V<br/>Z,N,V<br/>Z,N,V<br/>Z,C,N,V<br/>Z,C,N,V<br/>Z,C,N,V<br/>Z,N,V<br/>Z,N,V<br/>Z,N,V<br/>Z,N,V</td> <td>1<br/>2<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1</td>   | Subtract with Carry Two Registers         Subtract with Carry Constant from Reg.         Subtract Immediate from Word         Logical AND Registers         Logical AND Registers         Logical OR Register and Constant         Exclusive OR Register and Constant         Exclusive OR Registers         One's Complement         Two's Complement         Clear Bit(s) in Register         Increment         Decrement         Test for Zero or Minus         Clear Register         Set Register   | $\begin{array}{c c c c c c c c c c c c c c c c c c c $  | Z,C,N,V,H<br>Z,C,N,V,H<br>Z,C,N,V,S<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V  | 1<br>2<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1  |
| SBCIRd, KSBIWRdl, KANDRd, RrANDIRd, RrORIRd, RrORIRd, RrORIRd, RrCOMRdRGRd, RrCOMRdNEGRdSBRRd, KCBRRd, KCBRRd, KINCRdDECRdTSTRdCLRRdSERRdBANCH INSTRUCTIONSRJMPkIJMPRCALLkICALLRETRETICPCPRd, RrCPCRd, RrCPCRd, RrCPIRd, KSBRSRr, bSBISP, bSBISP, bSBISP, bSBRSs, kBREQkBRNEkBRCCkBRHSkBRGEkBRHIkBRGEkBRHSkBRGEkBRHSk   | Subtract with Carry Constant from Reg.         Subtract Immediate from Word         Logical AND Registers         Logical AND Register and Constant         Logical OR Register and Constant         Exclusive OR Register and Constant         Exclusive OR Registers         One's Complement         Two's Complement         Clear Bit(s) in Register         Increment         Decrement         Test for Zero or Minus         Clear Register         Set Register   | $\begin{array}{c c c c c c c c c c c c c c c c c c c $  | Z,C,N,V,H<br>Z,C,N,V,S<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V   | 1<br>2<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1  |
| SBIWRdI, KANDRd, RrANDIRd, RrORRd, RrORIRd, RrORIRd, RrCOMRd, RrCOMRdNEGRd, KCBRRd, KCBRRd, KINCRdDECRdSERRdCLRRdSERRdBANCH INSTRUCTIONSRJMPkIJMPRCALLkICALLRRETCPRd, RrCPRd, RrCPRd, RrCPRd, RrCPRd, KSBRCRr, bSBISP, bSBRSS, kBRASS, kBRACKBRSS, kBRACKBRACKBRACKBRACKBRASK <t< td=""><td>Subtract Immediate from Word         Logical AND Registers         Logical AND Register and Constant         Logical OR Registers         Logical OR Register and Constant         Exclusive OR Register and Constant         Exclusive OR Registers         One's Complement         Two's Complement         Clear Bit(s) in Register         Increment         Decrement         Test for Zero or Minus         Clear Register         Set Register</td><td><math display="block">\begin{tabular}{ c c c c } \hline Rdh:Rdl \leftarrow Rdh:Rdl \leftarrow Rd &amp; Rr \\ \hline Rd \leftarrow Rd &amp; Rr \\ \hline Rd \leftarrow Rd &amp; K \\ \hline Rd \leftarrow Rd &amp; V &amp; Rr \\ \hline Rd \leftarrow Rd &amp; V &amp; R \\ \hline Rd \leftarrow Rd &amp; V &amp; R \\ \hline Rd \leftarrow SFF - Rd \\ \hline Rd \leftarrow \$FF - Rd \\ \hline Rd \leftarrow \$Q0 - Rd \\ \hline Rd \leftarrow Rd &amp; V &amp; K \\ \hline Rd \leftarrow Rd &amp; V &amp; K \\ \hline Rd \leftarrow Rd &amp; I \\ \hline Rd \leftarrow Rd &amp; I \\ \hline Rd \leftarrow Rd &amp; I \\ \hline Rd \leftarrow Rd &amp; Rd \\ \hline \end{tabular}</math></td><td>Z,C,N,V,S<br/>Z,N,V<br/>Z,N,V<br/>Z,N,V<br/>Z,N,V<br/>Z,N,V<br/>Z,C,N,V<br/>Z,C,N,VH<br/>Z,N,V<br/>Z,N,V<br/>Z,N,V</td><td>2<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1<br/>1</td></t<>   | Subtract Immediate from Word         Logical AND Registers         Logical AND Register and Constant         Logical OR Registers         Logical OR Register and Constant         Exclusive OR Register and Constant         Exclusive OR Registers         One's Complement         Two's Complement         Clear Bit(s) in Register         Increment         Decrement         Test for Zero or Minus         Clear Register         Set Register   | $\begin{tabular}{ c c c c } \hline Rdh:Rdl \leftarrow Rdh:Rdl \leftarrow Rd & Rr \\ \hline Rd \leftarrow Rd & Rr \\ \hline Rd \leftarrow Rd & K \\ \hline Rd \leftarrow Rd & V & Rr \\ \hline Rd \leftarrow Rd & V & R \\ \hline Rd \leftarrow Rd & V & R \\ \hline Rd \leftarrow SFF - Rd \\ \hline Rd \leftarrow $FF - Rd \\ \hline Rd \leftarrow $Q0 - Rd \\ \hline Rd \leftarrow Rd & V & K \\ \hline Rd \leftarrow Rd & V & K \\ \hline Rd \leftarrow Rd & I \\ \hline Rd \leftarrow Rd & I \\ \hline Rd \leftarrow Rd & I \\ \hline Rd \leftarrow Rd & Rd \\ \hline \end{tabular}$  | Z,C,N,V,S<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,C,N,V<br>Z,C,N,VH<br>Z,N,V<br>Z,N,V<br>Z,N,V  | 2<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1   |
| ANDRd, RrANDIRd, KORRd, RrORIRd, RrORIRd, RrCOMRd, RrCOMRdNEGRd, KCBRRd, KCBRRd, KINCRdDECRdSERRdCLRRdSERRdBRANCH INSTRUCTIONSRJMPkIJMPRCALLkICALLRRETCPRd, RrCPSERd, RrCPRd, RrCPCRd, RrCPIRd, KSBRCRr, bSBISP, bSBRSS, kBRBSS, kBRCCkBRNEkBRCCkBRNEkBRCAkBRCAkBRACHkBRAC  | Logical AND Registers         Logical AND Register and Constant         Logical OR Registers         Logical OR Register and Constant         Exclusive OR Register and Constant         Exclusive OR Registers         One's Complement         Two's Complement         Set Bit(s) in Register         Clear Bit(s) in Register         Test for Zero or Minus         Clear Register         Set Register   | $\begin{array}{c c c c c c c c c c c c c c c c c c c $  | Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,C,N,VH<br>Z,N,V<br>Z,N,V<br>Z,N,V   | 1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1   |
| ANDRd, RrANDIRd, KORRd, RrORIRd, RrORIRd, RrCOMRd, RrCOMRdNEGRd, KCBRRd, KCBRRd, KINCRdDECRdSERRdCLRRdSERRdBRANCH INSTRUCTIONSRJMPkIJMPRCALLkICALLRRETCPSERd, RrCPRd, RrCPRd, RrCPCRd, RrCPCRd, RrSBISP, bSBISP, bSBRSS, kBRBSS, kBRCCkBRNEkBRCCkBRNEkBRLOkBRPLkBRESkBRASk<   | Logical AND Register and Constant         Logical OR Registers         Logical OR Register and Constant         Exclusive OR Registers         One's Complement         Two's Complement         Set Bit(s) in Register         Increment         Decrement         Test for Zero or Minus         Clear Register         Set Register   | Rd $\leftarrow$ Rd • KRd $\leftarrow$ Rd v RrRd $\leftarrow$ Rd v KRd $\leftarrow$ Sd $\oplus$ RrRd $\leftarrow$ \$\$FF - RdRd $\leftarrow$ \$\$00 - RdRd $\leftarrow$ Rd v KRd $\leftarrow$ Rd v KRd $\leftarrow$ Rd • (\$FF - K)Rd $\leftarrow$ Rd + 1Rd $\leftarrow$ Rd - 1Rd $\leftarrow$ Rd • RdRd $\leftarrow$ Rd • Rd  | Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,C,N,V<br>Z,C,N,V<br>Z,C,N,VH<br>Z,N,V<br>Z,N,V<br>Z,N,V   | 1<br>1<br>1<br>1<br>1<br>1<br>1<br>1<br>1   |
| ORRd, RrORIRd, KEORRd, KrEORRd, RrCOMRdNEGRdSBRRd, KCBRRd, KINCRdDECRdTSTRdCLRRdSERRdBRANCH INSTRUCTIONSRJMPkIJMPRCALLRETCRGERd, RrCPRd, RrCPRd, RrCPCRd, RrCPCRd, KSBRSRr, bSBICP, bSBISP, bBRBSs, kBREQkBRNEkBRCCkBRCCkBRCCkBRCkBRHIkBRAILOkBRAILOkBRAILOkBRAILOkBRAILOkBRAILOkBRAILOkBRAILOkBRAILOkBRAILOkBRAILOkBRAILOkBRAILTkBRHSk   | Logical OR Registers         Logical OR Register and Constant         Exclusive OR Registers         One's Complement         Two's Complement         Set Bit(s) in Register         Clear Bit(s) in Register         Increment         Decrement         Test for Zero or Minus         Clear Register         Set Register  | Rd $\leftarrow$ Rd v RrRd $\leftarrow$ Rd v KRd $\leftarrow$ Rd $\oplus$ RrRd $\leftarrow$ \$FF - RdRd $\leftarrow$ \$00 - RdRd $\leftarrow$ Rd v KRd $\leftarrow$ Rd v KRd $\leftarrow$ Rd + 1Rd $\leftarrow$ Rd - 1Rd $\leftarrow$ Rd $\bullet$ RdRd $\leftarrow$ Rd $\bullet$ RdRd $\leftarrow$ Rd $\bullet$ Rd  | Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,C,N,V<br>Z,C,N,V,H<br>Z,N,V<br>Z,N,V<br>Z,N,V  | 1<br>1<br>1<br>1<br>1<br>1<br>1   |
| ORRd, RrORIRd, KEORRd, KrEORRd, RrCOMRdNEGRdSBRRd, KCBRRd, KINCRdDECRdTSTRdCLRRdSERRdBRANCH INSTRUCTIONSRJMPkIJMPRCALLRETCPRd, RrCPRd, RrCPRd, RrCPRd, RrCPCRd, RrCPCRd, RrCPIRd, KSBRCRr, bSBICP, bSBISP, bSBRSS, kBRBCS, kBRCSkBRCCkBRCSkBRCAkBRHkBRALOkBRALOkBRALOkBRALOkBRALkBRALkBRALkBRALTk   | Logical OR Registers         Logical OR Register and Constant         Exclusive OR Registers         One's Complement         Two's Complement         Set Bit(s) in Register         Clear Bit(s) in Register         Increment         Decrement         Test for Zero or Minus         Clear Register         Set Register  | Rd $\leftarrow$ Rd v RrRd $\leftarrow$ Rd v KRd $\leftarrow$ Rd $\oplus$ RrRd $\leftarrow$ \$FF - RdRd $\leftarrow$ \$00 - RdRd $\leftarrow$ Rd v KRd $\leftarrow$ Rd v KRd $\leftarrow$ Rd + 1Rd $\leftarrow$ Rd - 1Rd $\leftarrow$ Rd $\bullet$ RdRd $\leftarrow$ Rd $\bullet$ RdRd $\leftarrow$ Rd $\bullet$ Rd  | Z,N,V<br>Z,N,V<br>Z,N,V<br>Z,C,N,V<br>Z,C,N,V,H<br>Z,N,V<br>Z,N,V<br>Z,N,V  | 1<br>1<br>1<br>1<br>1<br>1  |
| ORIRd, KEORRd, RrCOMRdNEGRdSBRRd, KCBRRd, KCBRRd, KINCRdDECRdTSTRdCLRRdSERRdBBANCH INSTRUCTIONSRJMPkIJMPRCALLkICALLRRETCPRd, RrCPCRd, RrCPCRd, RrCPCRd, RrCPCRd, KSBRCRr, bSBISP, bSBISP, bSBRSS, kBRACHKBRASS, kBREQkBRNEkBRCSkBRCCkBRHIkBRAGEkBRAGEkBRAGEkBRAGEkBRAGEk  | Logical OR Register and Constant         Exclusive OR Registers         One's Complement         Two's Complement         Set Bit(s) in Register         Clear Bit(s) in Register         Increment         Decrement         Test for Zero or Minus         Clear Register         Set Register   | Rd $\leftarrow$ Rd v KRd $\leftarrow$ Rd $\oplus$ RrRd $\leftarrow$ \$FF - RdRd $\leftarrow$ \$00 - RdRd $\leftarrow$ Rd v KRd $\leftarrow$ Rd • (\$FF - K)Rd $\leftarrow$ Rd + 1Rd $\leftarrow$ Rd - 1Rd $\leftarrow$ Rd • RdRd $\leftarrow$ Rd • Rd   | Z,N,V<br>Z,N,V<br>Z,C,N,V<br>Z,C,N,V,H<br>Z,N,V<br>Z,N,V<br>Z,N,V   | 1<br>1<br>1<br>1  |
| EORRd, RrCOMRdNEGRdSBRRd, KCBRRd, KINCRdDECRdTSTRdCLRRdSERRdBRANCH INSTRUCTIONSRJMPkIJMPRCALLkICALLRTRETRETICPCRd, RrCPCRd, RrCPCRd, KSBRCRr, bSBRSPr, bSBISP, bSBRSS, kBRADCS, kBRACKBRACKBRACKBRASKBRASKBRCSkBRCCkBRANHkBRADKBRADKBRADKBRADKBRADKBRADKBRADKBRADK<   | Exclusive OR Registers<br>One's Complement<br>Two's Complement<br>Set Bit(s) in Register<br>Clear Bit(s) in Register<br>Increment<br>Decrement<br>Test for Zero or Minus<br>Clear Register<br>Set Register   | $Rd \leftarrow Rd \oplus Rr$ $Rd \leftarrow \$FF - Rd$ $Rd \leftarrow \$00 - Rd$ $Rd \leftarrow Rd v K$ $Rd \leftarrow Rd \bullet (\$FF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd - Rd$ $Rd \leftarrow Rd \theta Rd$ $Rd \leftarrow Rd \theta Rd$   | Z,N,V<br>Z,C,N,V<br>Z,C,N,V,H<br>Z,N,V<br>Z,N,V<br>Z,N,V  | 1<br>1<br>1   |
| COMRdNEGRdNEGRdSBRRd, KCBRRd, KINCRdDECRdTSTRdCLRRdBRANCH INSTRUTIONSRJMPkIJMPRCALLkICALLKICALLRTPRd, RrCPSERd, RrCPCRd, RrCPIRd, KSBRCRr, bSBISP, bBRBSS, kBREQkBRCSkBRCCkBRCCkBRADOkBRPLkBRGEkBRADkBRADkBRADK <td>One's Complement<br/>Two's Complement<br/>Set Bit(s) in Register<br/>Clear Bit(s) in Register<br/>Increment<br/>Decrement<br/>Test for Zero or Minus<br/>Clear Register<br/>Set Register</td> <td><math>Rd \leftarrow \\$FF - Rd</math><math>Rd \leftarrow \\$00 - Rd</math><math>Rd \leftarrow Rd v K</math><math>Rd \leftarrow Rd \bullet (\\$FF - K)</math><math>Rd \leftarrow Rd + 1</math><math>Rd \leftarrow Rd - 1</math><math>Rd \leftarrow Rd - Rd</math><math>Rd \leftarrow Rd \bullet Rd</math><math>Rd \leftarrow Rd \bullet Rd</math></td> <td>Z,C,N,V<br/>Z,C,N,V,H<br/>Z,N,V<br/>Z,N,V<br/>Z,N,V</td> <td>1</td>  | One's Complement<br>Two's Complement<br>Set Bit(s) in Register<br>Clear Bit(s) in Register<br>Increment<br>Decrement<br>Test for Zero or Minus<br>Clear Register<br>Set Register   | $Rd \leftarrow \$FF - Rd$ $Rd \leftarrow \$00 - Rd$ $Rd \leftarrow Rd v K$ $Rd \leftarrow Rd \bullet (\$FF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd - Rd$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \bullet Rd$  | Z,C,N,V<br>Z,C,N,V,H<br>Z,N,V<br>Z,N,V<br>Z,N,V   | 1   |
| NEGRdSBRRd, KCBRRd, KINCRdDECRdTSTRdCLRRdSERRdBRANCH INSTRUCTIONSRJMPkIJMPRCALLKICALLKICALLRETRETICPSECPRd, RrCPIRd, KSBRCRr, bSBISP, bBRASs, kBRBSs, kBREQkBRNEkBRCCkBRCCkBRCAkBRHSkBRAGEkBRAGEkBRAGEkBRAGEkBRAGEkBRAGEkBRAGEkBRAGEkBRAGEkBRAGEk   | Two's Complement         Set Bit(s) in Register         Clear Bit(s) in Register         Increment         Decrement         Test for Zero or Minus         Clear Register         Set Register  | Rd $\leftarrow$ \$00 - RdRd $\leftarrow$ Rd v KRd $\leftarrow$ Rd • (\$FF - K)Rd $\leftarrow$ Rd + 1Rd $\leftarrow$ Rd - 1Rd $\leftarrow$ Rd • RdRd $\leftarrow$ Rd • RdRd $\leftarrow$ Rd • Rd   | Z,C,N,V,H<br>Z,N,V<br>Z,N,V<br>Z,N,V  | 1   |
| SBRRd, KCBRRd, KINCRdDECRdTSTRdCLRRdSERRdBRANCH INSTRUCTIONSRJMPkJMPRCALLRETRETCPSERd, RrCPCRd, RrCPCRd, KSBRSRr, bSBISP, bBRBSs, kBRBCs, kBRRCkBRSkBRCAkBRDCs, kBRCAkBRCAkBRANEkBRCAkBRCAkBRALOkBRAGEkBRAGEkBRAGEkBRAGEkBRASkBRASkBRASkBRASkBRASkBRASkBRASkBRASkBRASkBRASk   | Set Bit(s) in Register<br>Clear Bit(s) in Register<br>Increment<br>Decrement<br>Test for Zero or Minus<br>Clear Register<br>Set Register   | $Rd \leftarrow Rd \vee K$ $Rd \leftarrow Rd \bullet (\$FF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \oplus Rd$  | Z,N,V<br>Z,N,V<br>Z,N,V   | 1   |
| CBRRd, KINCRdDECRdTSTRdCLRRdSERRdBRANCH INSTRUCTIONSRJMPkIJMPkICALLkICALLkICALLRETRETICPCPSERd, RrCPCRd, RrCPIRd, KSBRCRr, bSBICP, bSBISP, bSBRSs, kBRBCs, kBREQkBRNEkBRCCkBRCCkBRHkBRLOkBRGEkBRAGEkBRAGEkBRAGEk  | Clear Bit(s) in Register<br>Increment<br>Decrement<br>Test for Zero or Minus<br>Clear Register<br>Set Register   | $Rd \leftarrow Rd \bullet (\$FF - K)$ $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \oplus Rd$  | Z,N,V<br>Z,N,V  |   |
| INCRdDECRdTSTRdCLRRdSERRdBRANCH INSTRUCTIONSRJMPkIJMPkIGALLkICALLkICALLRETRETICPSECPCRd, RrCPCRd, KSBRCRr, bSBISP, bSBISS, kBRBSs, kBREQkBRNEkBRCCkBRCSkBRCCkBRAINKBRAINKBRAIN </td <td>Increment<br/>Decrement<br/>Test for Zero or Minus<br/>Clear Register<br/>Set Register</td> <td><math>Rd \leftarrow Rd + 1</math><math>Rd \leftarrow Rd - 1</math><math>Rd \leftarrow Rd \bullet Rd</math><math>Rd \leftarrow Rd \bullet Rd</math><math>Rd \leftarrow Rd \oplus Rd</math></td> <td>Z,N,V</td> <td></td>   | Increment<br>Decrement<br>Test for Zero or Minus<br>Clear Register<br>Set Register   | $Rd \leftarrow Rd + 1$ $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \oplus Rd$  | Z,N,V   |   |
| DECRdTSTRdCLRRdSERRdBRANCH INSTRUCTIONSRJMPkJMPkIJMPRCALLRETRETCPSERd, RrCPCRd, RrCPCRd, RrCPIRd, KSBRSRr, bSBISP, bSBISS, kBRBSs, kBREQkBRNEkBRCSkBRCAkBRASHkBRASHkBRASHkBRASEkBRASHkBRASEkBRASHkBRASEkBRASHkBRASEk  | Decrement<br>Test for Zero or Minus<br>Clear Register<br>Set Register  | $Rd \leftarrow Rd - 1$ $Rd \leftarrow Rd \bullet Rd$ $Rd \leftarrow Rd \oplus Rd$   |   | 1   |
| TST Rd<br>CLR Rd<br>SER Rd<br>BRANCH INSTRUCTIONS<br>RJMP k<br>UMP k<br>ICALL k<br>ICALL k<br>ICALL k<br>ICALL RET C<br>RET C<br>RETI C<br>CPSE Rd, Rr<br>CP Rd, Rr<br>CP Rd, Rr<br>CPC Rd, Rr<br>CPC Rd, Rr<br>CPC Rd, Rr<br>CPC Rd, Rr<br>CPC Rd, Rr<br>CPC Rd, Rr<br>CPI Rd, K<br>SBRC Rr, b<br>SBRS RR, b<br>SBR RR, b<br>SBR RR, b<br>SBR RR, b<br>S | Test for Zero or Minus<br>Clear Register<br>Set Register   | $\begin{array}{c} Rd \leftarrow Rd \bullet Rd \\ Rd \leftarrow Rd \oplus Rd \end{array}$  |   | 1   |
| CLRRdSERRdBRANCH INSTRUCTIONSRJMPkIJMPRCALLRETRETCPSERd, RrCPCRd, RrCPCRd, RrCPIRd, RrCPIRd, KSBRCRr, bSBICP, bSBISP, bBRBSs, kBRBCs, kBREQkBRCSkBRCCkBRALDOkBRPLkBRALTkBRHSk   | Clear Register<br>Set Register   | $Rd \gets Rd \oplus Rd$   | Z,N,V   | 1   |
| SERRdBRANCH INSTRUCTIONSRJMPkIJMPRCALLkICALLKICALLRETRETICCPCRd, RrCPCRd, RrCP1Rd, KSBRCRr, bSBICP, bSBISP, bBRBSs, kBRBCs, kBREQkBRNEkBRCCkBRCCkBRALDkBRALDkBRALDkBRALDkBRALkBRALkBRALTkBRHSk  | Set Register   |   | Z,N,V   | 1   |
| BRANCH INSTRUCTIONSRJMPkIJMPIJMPRCALLkICALLKICALLRRETCRETICCPRd, RrCPCRd, RrCPIRd, KSBRCRr, bSBICP, bSBISP, bSBRSS, kBRBSS, kBRBCS, kBRCCkBRCSkBRCCkBRALOkBRALOkBRALOkBRALkBRALkBRALkBRALkBRALkBRALkBRALTkBRHSk   |  | $Rd \leftarrow \$FF$  | None  | 1   |
| RJMPkIJMPIJMPRCALLkICALLRETRETCRETICPCPRd, RrCPCRd, RrCPIRd, KSBRCRr, bSBISP, bSBISP, bBRBSs, kBREQkBREQkBRCSkBRCCkBRCAkBRASH   | Relative Jump  | τια τ. φτ   | NONE  |   |
| IJMP         k           RCALL         k           ICALL         RET           RET         RET           RETI         CPSE           CPSE         Rd, Rr           CPC         Rd, Rr           CPI         Rd, K           SBRC         Rr, b           SBRS         Rr, b           SBIS         P, b           BRBS         S, k           BRBC         S, k           BRRC         K           BRCS         k           BRCC         k           BRSH         k           BRCO         k           BRCLO         k           BRPNI         k           BRAGE         k           BRAGE         k  | Helalive Juliip  | $PC \leftarrow PC + k + 1$  | None  | 2   |
| RCALL         k           ICALL         RET           RETI         CPSE           CPSE         Rd, Rr           CPC         Rd, Rr           CPI         Rd, K           SBRC         Rr, b           SBRS         Rr, b           SBIS         P, b           BRBS         s, k           BRBC         s, k           BRRC         k           BRCS         k           BRCC         k           BRCC         k           BRCD         k           BRCC         k           BRCS         k           BRCC         k           BRCC         k           BRH         k           BREQ         k           BRCC         k           BRC         k           BRH         k           BRH         k           BRH         k           BRH         k           BRH         k           BRH         k           BRA         k           BRA         k   | Indirect Jump to (Z)   | $PC \leftarrow Z$   | None  | 2   |
| ICALL         ICALL           RET         RET           RETI         CPSE           CPSE         Rd, Rr           CP         Rd, Rr           CPC         Rd, Rr           CPI         Rd, K           SBRC         Rr, b           SBRS         Rr, b           SBIS         P, b           BRBS         s, k           BRBC         s, k           BREQ         k           BRCS         k           BRCC         k           BRLO         k           BRPL         k           BRAGE         k           BRAGE         k   | Relative Subroutine Call   | $PC \leftarrow PC + k + 1$  | None  | 3   |
| RET         ReTI           RETI         CPSE         Rd, Rr           CP         Rd, Rr         CP           CPC         Rd, Rr         CP           CPI         Rd, K         SBRC         Rr, b           SBRS         Rr, b         SBIS         SBIS           SBIS         P, b         BRBS         s, k           BRBC         s, k         BREQ         k           BRCS         k         BRCC         k           BRCC         k         BRLO         k           BRPL         k         BRPL         k           BRPL         k         BRAS         K   |  |   |   |   |
| RETICPSERd, RrCPRd, RrCPCRd, RrCPIRd, KSBRCRr, bSBRSRr, bSBICP, bSBISP, bBRBSS, kBRBCS, kBRCkBRCkBRCkBRCkBRCkBRDkBRCkBRCkBRCkBRCkBRCkBRCkBRCkBRSHkBRMIkBRMIkBRGEkBRLTkBRHSk   | Indirect Call to (Z)   | $\begin{array}{c} PC \leftarrow Z \\ PC \leftarrow STACK \end{array}$   | None  | 3   |
| CPSE         Rd, Rr           CP         Rd, Rr           CPC         Rd, Rr           CPI         Rd, K           SBRC         Rr, b           SBRS         Rr, b           SBIC         P, b           SBIS         P, b           BRBS         S, k           BRBC         S, k           BREQ         k           BRCC         k           BRCC         k           BRSH         k           BRLO         k           BRMI         k           BRME         k           BRHL         k           BRML         k           BRMI         k           BRMI         k           BRGE         k           BRHS         k   | Subroutine Return  |   | None  | 4   |
| CP         Rd, Rr           CPC         Rd, Rr           CPI         Rd, K           SBRC         Rr, b           SBRS         Rr, b           SBIC         P, b           SBIS         P, b           BRBS         S, k           BRBC         S, k           BREQ         k           BRNE         k           BRCC         k           BRSH         k           BRLO         k           BRMI         k           BRGE         k           BRHL         k           BRALT         k           BRHS         k   | Interrupt Return   |   | 1   | 4   |
| CPCRd, RrCPIRd, KSBRCRr, bSBRSRr, bSBICP, bSBISP, bBRBSS, kBRBCS, kBREQkBRNEkBRCSkBRSHkBRADkBRNLkBRADk  | Compare, Skip if Equal   | if (Rd = Rr) PC $\leftarrow$ PC + 2 or 3  | None  | 1/2/3   |
| CPIRd, KSBRCRr, bSBRSRr, bSBICP, bSBISP, bBRBSS, kBRECS, kBREQkBRNEkBRCSkBRSHkBRLOkBRNLkBRSHkBRLOkBRNLkBRSHkBRSHkBRSHkBRSHkBRSHkBRMIkBRMIkBRAGEkBRLTkBRHSk  | Compare  | Rd – Rr   | Z,N,V,C,H   | 1   |
| SBRCRr, bSBRSRr, bSBICP, bSBISP, bBRBSS, kBRBCS, kBREQkBRNEkBRCSkBRSHkBRLOkBRPLkBRAEkBRSHkBRMIkBRAEkBRMIkBRAEkBRAEkBRAEkBRAEkBRAEkBRAEkBRAEkBRAEkBRAEk  | Compare with Carry   | Rd – Rr – C   | Z,N,V,C,H   | 1   |
| SBRSRr, bSBICP, bSBISP, bBRBSs, kBRBCs, kBREQkBRNEkBRCSkBRCCkBRSHkBRLOkBRMIkBRPLkBRGEkBRLTkBRHSk  | Compare Register with Immediate  | Rd – K  | Z,N,V,C,H   | 1   |
| SBICP, bSBISP, bBRBSs, kBRBCs, kBREQkBRNEkBRCSkBRCCkBRSHkBRLOkBRMIkBRPLkBRGEkBRLTkBRHSk   | Skip if Bit in Register Cleared  | if (Rr(b) = 0) PC $\leftarrow$ PC + 2 or 3  | None  | 1/2/3   |
| SBISP, bBRBSs, kBRBCs, kBREQkBRNEkBRCSkBRCCkBRSHkBRLOkBRPLkBRGEkBRLTkBRHSk  | Skip if Bit in Register is Set   | if (Rr(b) = 1) PC $\leftarrow$ PC + 2 or 3  | None  | 1/2/3   |
| BRBSs, kBRBCs, kBREQkBRNEkBRCSkBRCCkBRSHkBRLOkBRMIkBRPLkBRGEkBRLTkBRHSk   | Skip if Bit in I/O Register Cleared  | if (P(b) = 0) PC $\leftarrow$ PC + 2 or 3   | None  | 1/2/3   |
| BRBCs, kBREQkBRNEkBRCSkBRCCkBRSHkBRLOkBRMIkBRPLkBRGEkBRLTkBRHSk   | Skip if Bit in I/O Register is Set   | if (P(b) = 1) PC $\leftarrow$ PC + 2 or 3   | None  | 1/2/3   |
| BREQkBRNEkBRCSkBRCCkBRSHkBRLOkBRMIkBRPLkBRGEkBRLTkBRHSk   | Branch if Status Flag Set  | if (SREG(s) = 1) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRNEkBRCSkBRCCkBRSHkBRLOkBRMIkBRPLkBRGEkBRLTkBRHSk  | Branch if Status Flag Cleared  | if (SREG(s) = 0) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRCSkBRCCkBRSHkBRLOkBRMIkBRPLkBRGEkBRLTkBRHSk   | Branch if Equal  | if (Z = 1) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRCCkBRSHkBRLOkBRMIkBRPLkBRGEkBRLTkBRHSk  | Branch if Not Equal  | if (Z = 0) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRSH k<br>BRLO k<br>BRMI k<br>BRPL k<br>BRGE k<br>BRLT k<br>BRHS k  | Branch if Carry Set  | if (C = 1) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRLO     k       BRMI     k       BRPL     k       BRGE     k       BRLT     k       BRHS     k   | Branch if Carry Cleared  | if (C = 0) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRMI k<br>BRPL k<br>BRGE k<br>BRLT k<br>BRHS k  | Branch if Same or Higher   | if (C = 0) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRPL k<br>BRGE k<br>BRLT k<br>BRHS k  | Branch if Lower  | if (C = 1) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRGE k<br>BRLT k<br>BRHS k  | Branch if Minus  | if (N = 1) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRLT k<br>BRHS k  | Branch if Plus   | if (N = 0) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRLT k<br>BRHS k  | Branch if Greater or Equal, Signed   | if (N $\oplus$ V= 0) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
|   | Branch if Less Than Zero, Signed   | if (N $\oplus$ V= 1) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
|   | Branch if Half-carry Flag Set  | if (H = 1) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRHC k  | Branch if Half-carry Flag Cleared  | if (H = 0) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRTS k  | Branch if T-flag Set   | if (T = 1) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRTC k  | Branch if T-flag Cleared   | if (T = 0) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRVS k  | Branch if Overflow Flag is Set   | if (V = 1) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRVC k  |  | if (V = 0) then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRIE k  | Branch if Overflow Flag is Cleared   | if $(l = 1)$ then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| BRID k  | Branch if Overflow Flag is Cleared Branch if Interrupt Enabled   | if $(I = 0)$ then PC $\leftarrow$ PC + k + 1  | None  | 1/2   |
| DATA TRANSFER INSTRUCT  | Branch if Interrupt Enabled  | $\prod_{i=1}^{n} (1-i) \prod_{i=1}^{n} (1-i) \prod_{i=1}^{n$  | NONE  | 1/2   |
| MOV Rd, Rr  | Branch if Interrupt Enabled<br>Branch if Interrupt Disabled  | $Rd \leftarrow Rr$  | None  | 1   |
| ,   | Branch if Interrupt Enabled<br>Branch if Interrupt Disabled  |   |   |   |
| LDI Rd, K   | Branch if Interrupt Enabled<br>Branch if Interrupt Disabled<br>DNS<br>Move between Registers   |   | None  | 1   |
| LD Rd, X  | Branch if Interrupt Enabled<br>Branch if Interrupt Disabled<br>DNS<br>Move between Registers<br>Load Immediate   | $Rd \leftarrow K$   | None  | 2   |
| LD Rd, X+<br>LD Rd, -X  | Branch if Interrupt Enabled<br>Branch if Interrupt Disabled<br>DNS<br>Move between Registers   |   | None  | 2   |

8

# Instruction Set Summary (Continued)

| Mnemonic | Operands       | Description                      | Operation  | Flags   | # Clocks |
|----------|----------------|----------------------------------|--|---------|----------|
| LD       | Rd, Y          | Load Indirect                    | $Rd \leftarrow (Y)$  | None    | 2        |
| LD       | Rd, Y+         | Load Indirect and Post-inc.      | $Rd \leftarrow (Y), Y \leftarrow Y + 1$  | None    | 2        |
| LD       | Rd, -Y         | Load Indirect and Pre-dec.       | $Y \leftarrow Y - 1, Rd \leftarrow (Y)$  | None    | 2        |
| LDD      | Rd,Y+q         | Load Indirect with Displacement  | $Rd \leftarrow (Y + q)$  | None    | 2        |
| LD       | Rd, Z          | Load Indirect                    | $Rd \leftarrow (Z)$  | None    | 2        |
| LD       | Rd, Z+         | Load Indirect and Post-inc.      | $Rd \leftarrow (Z), Z \leftarrow Z + 1$  | None    | 2        |
| LD       | Rd, -Z         | Load Indirect and Pre-dec.       | $Z \leftarrow Z - 1, Rd \leftarrow (Z)$  | None    | 2        |
| LDD      | Rd, Z+q        | Load Indirect with Displacement  | $Rd \leftarrow (Z + q)$  | None    | 2        |
| LDS      | Rd, k          | Load Direct from SRAM            | $Rd \leftarrow (k)$  | None    | 2        |
| ST       | X, Rr          | Store Indirect                   | $(X) \leftarrow Rr$  | None    | 2        |
| ST       | X+, Rr         | Store Indirect and Post-inc.     | $(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$                         | None    | 2        |
| ST       | -X, Rr         | Store Indirect and Pre-dec.      | $X \leftarrow X - 1, (X) \leftarrow Rr$  | None    | 2        |
| ST       | Y, Rr          | Store Indirect                   | $(Y) \leftarrow Rr$  | None    | 2        |
| ST       | Y+, Rr         | Store Indirect and Post-inc.     | $(Y) \leftarrow Rr, Y \leftarrow Y + 1$  | None    | 2        |
| ST       | -Y, Rr         | Store Indirect and Pre-dec.      | $Y \leftarrow Y - 1, (Y) \leftarrow Rr$  | None    | 2        |
| STD      | Y+q, Rr        | Store Indirect with Displacement | $(Y + q) \leftarrow Rr$  | None    | 2        |
| ST       | Z, Rr          | Store Indirect                   | $(1 + q) \leftarrow H$<br>$(Z) \leftarrow Rr$                                  | None    | 2        |
| ST       | Z+, Rr         | Store Indirect and Post-inc.     | $(Z) \leftarrow \Pi$<br>$(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$ | None    | 2        |
| ST       | -Z, Rr         | Store Indirect and Pre-dec.      | $Z \leftarrow Z - 1, (Z) \leftarrow Rr$  |         | 2        |
|          |                |                                  |  | None    |          |
| STD      | Z+q, Rr        | Store Indirect with Displacement | $(Z + q) \leftarrow Rr$  | None    | 2        |
| STS      | k, Rr          | Store Direct to SRAM             | $(k) \leftarrow Rr$  | None    | 2        |
| LPM      |                | Load Program Memory              | $R0 \leftarrow (Z)$  | None    | 3        |
| IN       | Rd, P          | In Port                          | $Rd \leftarrow P$  | None    | 1        |
| OUT      | P, Rr          | Out Port                         | $P \leftarrow Rr$  | None    | 1        |
| PUSH     | Rr             | Push Register on Stack           | STACK ← Rr   | None    | 2        |
| POP      | Rd             | Pop Register from Stack          | $Rd \leftarrow STACK$  | None    | 2        |
|          | ST INSTRUCTION |                                  |  |         |          |
| SBI      | P, b           | Set Bit in I/O Register          | I/O(P,b) ← 1   | None    | 2        |
| CBI      | P, b           | Clear Bit in I/O Register        | $I/O(P,b) \leftarrow 0$  | None    | 2        |
| LSL      | Rd             | Logical Shift Left               | $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$                                 | Z,C,N,V | 1        |
| LSR      | Rd             | Logical Shift Right              | $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$                                 | Z,C,N,V | 1        |
| ROL      | Rd             | Rotate Left through Carry        | $Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$             | Z,C,N,V | 1        |
| ROR      | Rd             | Rotate Right through Carry       | $Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$             | Z,C,N,V | 1        |
| ASR      | Rd             | Arithmetic Shift Right           | $Rd(n) \leftarrow Rd(n+1), n = 06$   | Z,C,N,V | 1        |
| SWAP     | Rd             | Swap Nibbles                     | $Rd(30) \leftarrow Rd(74),  Rd(74) \leftarrow Rd(30)$                          | None    | 1        |
| BSET     | S              | Flag Set                         | $SREG(s) \leftarrow 1$   | SREG(s) | 1        |
| BCLR     | S              | Flag Clear                       | $SREG(s) \leftarrow 0$   | SREG(s) | 1        |
| BST      | Rr, b          | Bit Store from Register to T     | $T \leftarrow Rr(b)$   | Т       | 1        |
| BLD      | Rd, b          | Bit Load from T to Register      | $Rd(b) \leftarrow T$   | None    | 1        |
| SEC      |                | Set Carry                        | C ← 1  | С       | 1        |
| CLC      |                | Clear Carry                      | $C \leftarrow 0$   | С       | 1        |
| SEN      |                | Set Negative Flag                | N ← 1  | Ν       | 1        |
| CLN      |                | Clear Negative Flag              | N ← 0  | Ν       | 1        |
| SEZ      |                | Set Zero Flag                    | Z ← 1  | Z       | 1        |
| CLZ      |                | Clear Zero Flag                  | Z ← 0  | Z       | 1        |
| SEI      |                | Global Interrupt Enable          | (← 1   | 1       | 1        |
| CLI      |                | Global Interrupt Disable         | I ← 0  | 1       | 1        |
| SES      | -              | Set Signed Test Flag             | S ← 1  | S       | 1        |
| CLS      | -              | Clear Signed Test Flag           | S ← 0  | S       | 1        |
| SEV      | -              | Set Two's Complement Overflow    | V ← 1  | V       | 1        |
| CLV      | -              | Clear Two's Complement Overflow  | $V \leftarrow 1$<br>$V \leftarrow 0$   | V       | 1        |
| SET      | -              | Set T in SREG                    | T ← 1  | T       | 1        |
| CLT      |                | Clear T in SREG                  | $T \leftarrow 1$<br>$T \leftarrow 0$   | T       | 1        |
| SEH      |                | Set Half-carry Flag in SREG      |  | I<br>H  |          |
|          | -              |                                  | $H \leftarrow 1$   |         | 1        |
| CLH      |                | Clear Half-carry Flag in SREG    | $H \leftarrow 0$   | H       | 1        |
| NOP      |                | No Operation                     |  | None    | 1        |
| SLEEP    |                | Sleep                            | (see specific descr. for Sleep function)                                       | None    | 3        |
| WDR      | 1              | Watchdog Reset                   | (see specific descr. for WDR/timer)  | None    | 1        |






## **Ordering Information**

| Power Supply | Speed (MHz) | Ordering Code  | Package | Operation Range |
|--------------|-------------|----------------|---------|-----------------|
| 2.7 - 6.0V   | 4           | AT90LS4434-4AC | 44A     | Commercial      |
|              |             | AT90LS4434-4JC | 44J     | (0°C to 70°C)   |
|              |             | AT90LS4434-4PC | 40P6    |                 |
|              |             | AT90LS4434-4AI | 44A     | Industrial      |
|              |             | AT90LS4434-4JI | 44J     | (-40°C to 85°C) |
|              |             | AT90LS4434-4PI | 40P6    |                 |
| 4.0 - 6.0V   | 8           | AT90S4434-8AC  | 44A     | Commercial      |
|              |             | AT90S4434-8JC  | 44J     | (0°C to 70°C)   |
|              |             | AT90S4434-8PC  | 40P6    |                 |
|              |             | AT90S4434-8AI  | 44A     | Industrial      |
|              |             | AT90S4434-8JI  | 44J     | (-40°C to 85°C) |
|              |             | AT90S4434-8PI  | 40P6    |                 |
| 2.7 - 6.0V   | 4           | AT90LS8535-4AC | 44A     | Commercial      |
|              |             | AT90LS8535-4JC | 44J     | (0°C to 70°C)   |
|              |             | AT90LS8535-4PC | 40P6    |                 |
|              |             | AT90LS8535-4AI | 44A     | Industrial      |
|              |             | AT90LS8535-4JI | 44J     | (-40°C to 85°C) |
|              |             | AT90LS8535-4PI | 40P6    |                 |
| 4.0 - 6.0V   | 8           | AT90S8535-8AC  | 44A     | Commercial      |
|              |             | AT90S8535-8JC  | 44J     | (0°C to 70°C)   |
|              |             | AT90S8535-8PC  | 40P6    |                 |
|              |             | AT90S8535-8AI  | 44A     | Industrial      |
|              |             | AT90S8535-8JI  | 44J     | (-40°C to 85°C) |
|              |             | AT90S8535-8PI  | 40P6    |                 |

| Package Type |   |  |
|--------------|---|--|
| 44 <b>A</b>  | 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP) |  |
| 44J          | 44-lead, Plastic J-leaded Chip Carrier (PLCC)                     |  |
| 40P6         | 40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)          |  |

#### AT90S/LS4434 and AT90S/LS8535 10

## **Packaging Information**







### **Atmel Headquarters**

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

#### Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

#### Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

### **Atmel Operations**

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

#### Atmel Rousset

Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

#### Atmel Smart Card ICs

Scottish Enterprise Technology Park East Kilbride, Scotland G75 0QR TEL (44) 1355-803-000 FAX (44) 1355-242-743

#### Atmel Grenoble

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex France TEL (33) 4-7658-3000 FAX (33) 4-7658-3480

#### *Fax-on-Demand* North America: 1-(800) 292-8635 International:

1-(408) 441-0732

*e-mail* literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

#### © Atmel Corporation 2000.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing <sup>®</sup> and/or <sup>™</sup> are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

