

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 24MHz |
| Connectivity | CSI, I ² C, UART/USART |
| Peripherals | LVD, POR, PWM, WDT |
| Number of I/O | 23 |
| Program Memory Size | 8KB (8K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1.5K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 30-LSSOP (0.240", 6.10mm Width) |
| Supplier Device Package | 30-LSSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f11ea8asp-30 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

○ ROM, RAM capacities

| Flash ROM | RAM | 30 pins | 32 pins | 44 pins |
|-----------|-------------|-------------|-------------|-------------|
| 16 KB | 1.5 KB Note | R5F11EAAASP | R5F11EBAAFP | R5F11EFAAFP |
| 8 KB | | R5F11EA8ASP | R5F11EB8AFP | R5F11EF8AFP |

Note This is 630 bytes when the self-programming function is used.

1.2 List of Part Numbers

Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G1G





Table 1 - 1 Orderable Part Numbers

| Pin Count | Package | Part Number |
|-----------|--------------------------------------|--------------------------------|
| 44 pins | 44-pin plastic LQFP (10 × 10 mm) | R5F11EFAAFP#30, R5F11EFAAFP#50 |
| | | R5F11EF8AFP#30, R5F11EF8AFP#50 |
| 32 pins | 32-pin plastic LQFP (7 × 7 mm) | R5F11EBAAFP#30, R5F11EBAAFP#50 |
| | | R5F11EB8AFP#30, R5F11EB8AFP#50 |
| 30 pins | 30-pin plastic LSSOP (7.62 mm (300)) | R5F11EAAASP#30, R5F11EAAASP#50 |
| | | R5F11EA8ASP#30, R5F11EA8ASP#50 |

1.3.2 32-pin products

<R>

• 32-pin plastic LQFP (7 × 7 mm, 0.8 mm pitch)




Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. The functions in parentheses shown in the above figure can be assigned by setting peripheral I/O redirection register 1 (PIOR1).

1.5.3 44-pin products



(TA = -40 to +85°C, 2.7 V \leq VDD \leq 5.5 V, Vss = 0 V)

| Items | Symbol | Condition | าร | MIN. | TYP. | MAX. | Unit |
|----------------------|--------|--|---|-----------|------|------|------|
| Output voltage, high | Vон1 | P00, P01, P10 to P17, P30, P31, P40, P41, P50, P51, P60 to P63, | 4.0 V ≤ VDD ≤ 5.5 V, IOH1 = -10.0 mA | VDD - 1.5 | | | V |
| | | P70 to P73, P120, P146, P147 | 4.0 V ≤ VDD ≤ 5.5 V, IOH1 = -3.0 mA | VDD - 0.7 | | | V |
| | | | 2.7 V ≤ VDD ≤ 5.5 V, IOH1 = -2.0 mA | VDD - 0.6 | | | V |
| | | | $2.7 \text{ V} \le \text{Vdd} \le 5.5 \text{ V},$ $\text{IOH1} = -1.0 \text{ mA}$ | VDD - 0.5 | | | V |
| | VOH2 | P20 to P27 | $2.7~V \leq V \text{DD} \leq 5.5~V,$ $I \text{OH2} = -100~\mu\text{A}$ | VDD - 0.5 | | | V |
| Output voltage, low | VOL1 | P00, P01, P10 to P17, P30, P31, P40, P41, P50, P51, P60 to P63, | $4.0 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V},$ $\text{IOL1} = 20.0 \text{ mA}$ | | | 1.3 | V |
| | | P70 to P73, P120, P146, P147 | $4.0 \text{ V} \le \text{VDD} \le 5.5 \text{ V},$ $\text{IOL1} = 8.5 \text{ mA}$ | | | 0.7 | V |
| | | | $2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V},$ $\text{IoL1} = 3.0 \text{ mA}$ | | | 0.6 | V |
| | | | $2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V},$ $\text{IoL1} = 1.5 \text{ mA}$ | | | 0.4 | V |
| | | | $2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V},$ $\text{IOL1} = 0.3 \text{ mA}$ | | | 0.4 | V |
| | VOL2 | P20 to P27 | $2.7~V \leq V_{DD} \leq 5.5~V,$ $I_{OL2} = 400~\mu A$ | | | 0.4 | V |

Caution P00, P10, P15, P17, P30, P50, and P51 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.4.2 Supply current characteristics

(1) Flash ROM: 16 KB of 30- pin to 44-pin products

(TA = -40 to +85°C, 2.7 V \leq VDD \leq 5.5 V, Vss = 0 V)

(1/2)

| Parameter | Symbol | | | Conditions | | | MIN. | TYP. | MAX. | Unit |
|-----------|--------|---------------------|-----------------------|-------------------------|-------------------|-------------------------|------|------|------|------|
| Supply | IDD1 | Operating | HS (high-speed | fHOCO = 48 MHz, | Basic | V _{DD} = 5.0 V | | 1.8 | | mA |
| current | | mode | main) mode Notes 3, 4 | fih = 24 MHz | operation | V _{DD} = 3.0 V | | 1.8 | | |
| Note 1 | | | HS (high-speed | fносо = 48 MHz, | Normal | V _{DD} = 5.0 V | | 3.9 | 6.9 | mA |
| | | | main) mode Notes 3, 4 | fih = 24 MHz | operation | V _{DD} = 3.0 V | | 3.9 | 6.9 | |
| | | | | fHOCO = 24 MHz, | Normal | V _{DD} = 5.0 V | | 3.7 | 6.3 | |
| | | fін = 24 MHz | operation | V _{DD} = 3.0 V | | 3.7 | 6.3 | | | |
| | | | | fHOCO = 16 MHz, | Normal | V _{DD} = 5.0 V | | 2.8 | 4.6 | |
| | | | | fін = 16 MHz | operation | V _{DD} = 3.0 V | | 2.8 | 4.6 | |
| | | | LS (low-speed main) | fih = 8 MHz | Normal | V _{DD} = 3.0 V | | 1.2 | 2.0 | mA |
| | | | mode Notes 3, 4 | | operation | | | | | |
| | | | HS (high-speed | fmx = 20 MHz, | Normal | Square wave input | | 3.1 | 5.3 | mA |
| | | | main) mode Notes 2, 4 | V _{DD} = 5.0 V | operation | Resonator connection | | 3.3 | 5.5 | |
| | | | , | fmx = 20 MHz, | Normal | Square wave input | | 3.1 | 5.3 | |
| | | | | V _{DD} = 3.0 V | operation | Resonator connection | | 3.3 | 5.5 | |
| | | | | fmx = 10 MHz, | Normal | Square wave input | | 2.0 | 3.1 | |
| | | | | VDD = 5.0 V | operation | Resonator connection | | 2.0 | 3.2 | |
| | | | | fmx = 10 MHz, | Normal | Square wave input | | 2.0 | 3.1 | |
| | | | | VDD = 3.0 V | operation | Resonator connection | | 2.0 | 3.2 | |
| | | LS (low-speed main) | fmx = 8 MHz, | Normal | Square wave input | | 1.2 | 1.9 | mA | |
| | | | mode Notes 2, 4 | VDD = 3.0 V | operation | Resonator connection | | 1.2 | 2.0 | |

- Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, comparator, programmable gain amplifier, watchdog timer, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors.
- Note 2. When high-speed on-chip oscillator is stopped.
- Note 3. When high-speed system clock is stopped.
- Note 4. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

 HS (high speed main) mode: VDD = 2.7 V to 5.5 V@1 MHz to 24 MHz

 LS (low speed main) mode: VDD = 2.7 V to 5.5 V@1 MHz to 8 MHz
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (48 MHz max.)
- Remark 3. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 4. Temperature condition of the TYP. value is TA = 25°C

(1) Flash ROM: 16 KB of 30-pin to 44-pin products

(TA = -40 to +85°C, 2.7 V \leq VDD \leq 5.5 V, Vss = 0 V)

(2/2)

| Parameter | Symbol | | Co | | MIN. | TYP. | MAX. | Unit | |
|-----------|-------------|------------|------------------------|-------------------------|-------------------------|------|------|------|----|
| Supply | IDD2 | HALT mode | HS (high-speed | fносо = 48 MHz, | V _{DD} = 5.0 V | | 0.60 | 2.40 | mA |
| current | Note 2 | | main) mode Notes 4, 6 | fih = 24 MHz | V _{DD} = 3.0 V | | 0.60 | 2.40 | |
| Note 1 | | | | fHOCO = 24 MHz, | V _{DD} = 5.0 V | | 0.40 | 1.83 | |
| | | | | fih = 24 MHz | V _{DD} = 3.0 V | | 0.40 | 1.83 | |
| | | | | fHOCO = 16 MHz, | V _{DD} = 5.0 V | | 0.38 | 1.38 | |
| | | | | fін = 16 MHz | V _{DD} = 3.0 V | | 0.38 | 1.38 | |
| | | | LS (low-speed main) | fiH = 8 MHz | V _{DD} = 3.0 V | | 260 | 710 | μΑ |
| | | | mode Notes 4, 6 | | | | | | |
| | | | HS (high-speed | fmx = 20 MHz, | Square wave input | | 0.28 | 1.55 | mA |
| | | | main) mode Notes 3, 6 | V _{DD} = 5.0 V | Resonator connection | | 0.42 | 1.74 | |
| | | | | fmx = 20 MHz, | Square wave input | | 0.28 | 1.55 | |
| | | | | V _{DD} = 3.0 V | Resonator connection | | 0.42 | 1.74 | |
| | | | | fmx = 10 MHz, | Square wave input | | 0.19 | 0.86 | |
| | | | | V _{DD} = 5.0 V | Resonator connection | | 0.27 | 0.93 | |
| | | | | fmx = 10 MHz, | Square wave input | | 0.19 | 0.86 | |
| | | | | V _{DD} = 3.0 V | Resonator connection | | 0.27 | 0.93 | |
| | | | LS (low-speed main) | fmx = 8 MHz, | Square wave input | | 95 | 550 | μА |
| | | | mode Notes 3, 6 | V _{DD} = 3.0 V | Resonator connection | | 145 | 590 | |
| | IDD3 | STOP | TA = -40°C | 1 | -1 | | 0.18 | 0.51 | μА |
| | mode Note 5 | TA = +25°C | | | | 0.24 | 0.51 | | |
| | | TA = +50°C | | 0.29 | 1.10 | | | | |
| | | - | T _A = +70°C | | | | 0.41 | 1.90 | |
| | | | Ta = +85°C | | | | 0.90 | 3.30 | |

- Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, comparator, programmable gain amplifier, watchdog timer, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator is stopped.
- Note 4. When high-speed system clock is stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When watchdog timer is stopped. The values below the MAX. column include the leakage current.
- Note 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

 HS (high speed main) mode: VDD = 2.7 V to 5.5 V@1 MHz to 24 MHz

 LS (low speed main) mode: VDD = 2.7 V to 5.5 V@1 MHz to 8 MHz
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (48 MHz max.)
- Remark 3. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 4. Temperature condition of the TYP. value is TA = 25°C

2.5 AC Characteristics


2.5.1 Basic operation


(TA = -40 to +85°C, 2.7 V \leq VDD \leq 5.5 V, Vss = 0 V)


| Items | Symbol | | Condition | าร | MIN. | TYP. | MAX. | Unit |
|--|-----------------|--|---------------------------|---|----------------|------|------|------|
| Instruction cycle (minimum instruction execution time) | Tcy | Main system clock (fMAIN) | HS (high-speed main) mode | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 0.04167 | | 1 | μS |
| | | operation | LS (low-speed main) mode | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 0.125 | | 1 | μS |
| | | In the self programming | HS (high-speed main) mode | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 0.04167 | | 1 | μS |
| | | mode | LS (low-speed main) mode | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 0.125 | | 1 | μS |
| External main system clock frequency | fEX | $2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$ | | | 1.0 | | 20.0 | MHz |
| External main system clock input high-level width, low-level width | texh, texl | 2.7 V ≤ VDD ≤ 5.5 V | | | 24 | | | ns |
| TI00 to TI03 input high-level width, low-level width | tтін, tтіL | | | | 1/fмск + 10 | | | ns |
| Timer RJ input cycle | fc | TRJIO | | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 100 | | | ns |
| Timer RJ input high-level width, low-level width | fwh, fwl | TRJIO | | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 40 | | | ns |
| TO00 to TO03, | fто | HS (high-spee | ed main) mode | $4.0~V \leq V_{DD} \leq 5.5~V$ | | | 12 | MHz |
| TRJIO0,TRJO,TRDIOA0/1,TRDIOB0/1, | | | | $2.7 \text{ V} \leq \text{V}_{DD} \leq 4.0 \text{ V}$ | | | 8 | MHz |
| TRDIOBO/1, TRDIOC0/1,TRDIOD0/1 output frequency | | LS (low-speed | l main) mode | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | | | 4 | MHz |
| PCLBUZ0, PCLBUZ1 | fPCL | HS (high-spee | ed main) mode | $4.0 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$ | | | 16 | MHz |
| output frequency | | | | 2.7 V ≤ V _{DD} < 4.0 V | | | 8 | MHz |
| | | LS (low-speed | l main) mode | $2.7~V \leq V_{DD} \leq 5.5~V$ | | | 4 | MHz |
| Interrupt input high-level width, low-level width | tINTH, tINTL | INTP0 to INTF | P5 | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 1 | | | μS |
| Key interrupt input low-level width | tkr | KR0-KR3 | | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 250 | | | ns |
| RESET low-level width | trsl | | | | 10 | | | μS |

Remark fmck: Timer array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0), n: Channel number (n = 0 to 3))









Interrupt Request Input Timing



Key Interrupt Input Timing



RESET Input Timing



(5) During communication at same potential (simplified I²C mode)

(TA = -40 to +85°C, 2.7 V \leq VDD \leq 5.5 V, Vss = 0 V)


| Parameter | Symbol | Conditions | HS (high-speed | d main) mode | LS (low-speed | main) mode | Unit |
|-------------------------------|----------|---|------------------------|--------------|------------------------|------------|------|
| | | | MIN. | MAX. | MIN. | MAX. | |
| SCLr clock frequency | fscL | $2.7~V \leq V_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$ | | 1000 Note 1 | | 400 Note 1 | kHz |
| | | $2.7~V \leq V_{DD} \leq 5.5~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$ | | 400 Note 1 | | 400 Note 1 | kHz |
| Hold time when SCLr = "L" | tLOW | $2.7~V \leq V_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$ | 475 | | 1150 | | ns |
| | | $2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$ | 1150 | | 1150 | | ns |
| Hold time when SCLr = "H" | thigh | $2.7~V \leq V_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$ | 475 | | 1150 | | ns |
| | | $2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$ | 1150 | | 1150 | | ns |
| Data setup time (reception) | tsu: DAT | $2.7~V \leq V_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$ | 1/fмск + 85 Note 2 | | 1/fмск + 145 Note 2 | | ns |
| | | $2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$ | 1/fмск + 145 Note 2 | | 1/fмск + 145 Note 2 | | ns |
| Data hold time (transmission) | thd: dat | $2.7~V \leq V_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$ | 0 | 305 | 0 | 305 | ns |
| | | $2.7~V \leq V_{DD} \leq 5.5~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$ | 0 | 355 | 0 | 355 | ns |

Note 1. The value must also be equal to or less than fmck/4.


Note 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

(Remaks are listed on the next page.)

Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

 $\textbf{Remark 1.} \ \, \mathsf{Rb}[\Omega] : \mathsf{Communication line (SDAr) pull-up resistance}, \ \, \mathsf{Cb[F]} : \mathsf{Communication line (SDAr, SCLr) load capacitance}$

Remark 2. r: IIC number (r = 00), g: PIM number (g = 3, 5), h: POM number (h = 3, 5)

Remark 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0), n: Channel number (n = 0), mn = 00)


(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

(TA = -40 to +85°C, 2.7 V \leq VDD \leq 5.5 V, Vss = 0 V)

| Parameter | Symbol | | Conditions | HS (high-s main) mo | | LS (low-speed main) mode | | Unit |
|---|--------|---|--|------------------------|------|-----------------------------|------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | tксү1 | tkcY1 ≥ 2/fcLk | $ \begin{aligned} 4.0 \ V &\leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 20 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $ | 200 | | 1150 | | ns |
| | | | $ \begin{aligned} & 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \\ & 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ & C_{b} = 20 \text{ pF}, \text{ R}_{b} = 2.7 \text{ k}\Omega \end{aligned} $ | 300 | | 1150 | | ns |
| SCKp high-level width | tкн1 | $4.0 \text{ V} \le \text{V}_{DD} \le 5.9$ $C_b = 20 \text{ pF}, R_b = 0.0$ | $5 \text{ V}, 2.7 \text{ V} \le \text{Vb} \le 4.0 \text{ V},$ $1.4 \text{ k}Ω$ | tkcy1/2 - 50 | | tkcy1/2 - 50 | | ns |
| | | $2.7 \text{ V} \le \text{V}_{DD} < 4.0$ $C_b = 20 \text{ pF}, R_b =$ | 0 V, $2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$, $2.7 \text{ k}\Omega$ | tксү1/2 - 120 | | tксү1/2 - 120 | | ns |
| SCKp low-level width | tKL1 | $4.0 \text{ V} \le \text{V}_{DD} \le 5.9$ $C_b = 20 \text{ pF}, R_b = 10.0$ | $0.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ 0.4 k | tксү1/2 - 7 | | tkcy1/2 - 50 | | ns |
| | | $ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $C_{b} = 20 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $ | | tkcy1/2 - 10 | | tkcy1/2 - 50 | | ns |
| SIp setup time (to SCKp↑) ^{Note 1} | tsıĸ1 | $4.0 \text{ V} \le \text{V}_{DD} \le 5.9$ $C_b = 20 \text{ pF, R}_b =$ | 5 V, 2.7 V \leq V _b \leq 4.0 V, 1.4 k Ω | 58 | | 479 | | ns |
| | | $2.7 \text{ V} \le \text{V}_{DD} < 4.0$ C _b = 20 pF, R _b = | 121 | | 479 | | ns | |
| SIp hold time (from SCKp↑) Note 1 | tksıı | $4.0 \text{ V} \le \text{V}_{DD} \le 5.9$ $C_b = 20 \text{ pF}, R_b = 10.0$ | 5 V, 2.7 V \leq V _b \leq 4.0 V, 1.4 k Ω | 10 | | 10 | | ns |
| | | $2.7 \text{ V} \le \text{V}_{DD} < 4.0$ C _b = 20 pF, R _b = | 0 V, $2.3 \text{ V} \le \text{V}_\text{b} \le 2.7 \text{ V}$, $2.7 \text{ k}\Omega$ | 10 | | 10 | | ns |
| Delay time from SCKp↓ to SOp output Note 1 | tkso1 | $4.0 \text{ V} \le \text{V}_{DD} \le 5.9$ $C_b = 20 \text{ pF}, R_b = 10.0$ | 5 V, 2.7 V \leq V _b \leq 4.0 V, 1.4 k Ω | | 60 | | 60 | ns |
| | | $2.7 \text{ V} \le \text{V}_{DD} < 4.0$ C _b = 20 pF, R _b = | 0 V, $2.3 \text{ V} \le \text{V}_\text{b} \le 2.7 \text{ V}$, $2.7 \text{ k}\Omega$ | | 130 | | 130 | ns |
| SIp setup time (to SCKp↓) ^{Note 2} | tsıĸ1 | $4.0 \text{ V} \le \text{V}_{DD} \le 5.9$ $C_b = 20 \text{ pF}, R_b = 10.0$ | $\begin{array}{l} 5~\textrm{V, } 2.7~\textrm{V} \leq \textrm{V}_\textrm{b} \leq 4.0~\textrm{V,} \\ 1.4~\textrm{k}\Omega \end{array}$ | 23 | | 110 | | ns |
| | | $2.7 \text{ V} \le \text{V}_{DD} < 4.0$ C _b = 20 pF, R _b = | 0 V, $2.3 \text{ V} \le \text{V}_\text{b} \le 2.7 \text{ V}$, $2.7 \text{ k}\Omega$ | 33 | | 110 | | ns |
| SIp hold time (from SCKp↓) ^{Note 2} | tksıı | $4.0 \text{ V} \le \text{V}_{DD} \le 5.9$ $C_b = 20 \text{ pF}, R_b = 10.0$ | $\begin{array}{l} 5~\textrm{V, } 2.7~\textrm{V} \leq \textrm{V}_\textrm{b} \leq 4.0~\textrm{V,} \\ 1.4~\textrm{k}\Omega \end{array}$ | 10 | | 10 | | ns |
| | | $2.7 \text{ V} \le \text{V}_{DD} < 4.0$ C _b = 20 pF, R _b = | 0 V, $2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$, $2.7 \text{ k}\Omega$ | 10 | | 10 | | ns |
| Delay time from SCKp↑ to SOp output Note 2 | tkso1 | $4.0 \text{ V} \le \text{V}_{DD} \le 5.9$ C _b = 20 pF, R _b = | $5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $1.4 \text{ k}\Omega$ | | 10 | | 10 | ns |
| | | $2.7 \text{ V} \le \text{V}_{DD} < 4.0$ C _b = 20 pF, R _b = | $0 \text{ V}, 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V},$ $2.7 \text{ k}\Omega$ | | 10 | | 10 | ns |

(Notes, Caution and Remarks are listed on the next page.)

CSI mode connection diagram (during communication at different potential)



- **Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)
- Remark 3. VIH and VIL below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.
 - $4.0 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{Vb} \leq 4.0 \text{ V}; \ \text{ViH} = 2.2 \text{ V}, \ \text{Vil} = 0.8 \text{ V} \\ 2.7 \text{ V} \leq \text{Vdd} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{Vb} \leq 2.7 \text{ V}; \ \text{Vih} = 2.0 \text{ V}, \ \text{Vil} = 0.5 \text{ V} \\ \end{cases}$
 - 2.7 V \(\frac{1}{2} \) \(\frac{1} \) \(\frac{1}{2} \) \(\frac{1}{2} \) \(\frac^

(8) Communication at different potential (2.5 V, 3 V) (fMCK/4) (CSI mode) (master mode, SCKp... internal clock output)


(Ta = -40 to +85°C, 2.7 V \leq VDD \leq 5.5 V, Vss = 0 V)

(2/2)

| Parameter | Symbol | Conditions | , , | speed main) ode | , | peed main) ode | Unit |
|--|--------|--|------|--------------------|------|-------------------|------|
| | | | MIN. | MAX. | MIN. | MAX. | |
| SIp setup time (to SCKp↑) Note 1 | tsıĸ1 | $ 4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, $ $ \text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 1.4 \text{ k}\Omega $ | 81 | | 479 | | ns |
| | | $ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ C_{b} = 30 \text{ pF, R}_{b} = 2.7 \text{ k}\Omega $ | 177 | | 479 | | ns |
| | | $\label{eq:substitute} \begin{array}{l} 2.7~\text{V} \leq \text{V}_{\text{DD}} < 3.3~\text{V}, 1.6~\text{V} \leq \text{V}_{\text{b}} \leq 2.0~\text{V}, \\ \text{C}_{\text{b}} = 30~\text{pF}, \text{R}_{\text{b}} = 5.5~\text{k}\Omega \end{array}$ | 479 | | 479 | | ns |
| SIp hold time (from SCKp↑) Note 1 | tksıı | $ 4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega $ | 19 | | 19 | | ns |
| | | $ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega $ | 19 | | 19 | | ns |
| | | $ 2.7 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V}, \\ C_{b} = 30 \text{ pF}, R_{b} = 5.5 \text{ k}\Omega $ | 19 | | 19 | | ns |
| Delay time from SCKp↓ to SOp output Note 1 | tkso1 | $ 4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega $ | | 100 | | 100 | ns |
| | | $ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega $ | | 195 | | 195 | ns |
| | | $ 2.7 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V}, \\ C_{b} = 30 \text{ pF}, R_{b} = 5.5 \text{ k}\Omega $ | | 483 | | 483 | ns |
| SIp setup time (to SCKp↓) Note 2 | tsıĸ1 | $ 4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, $ $C_b = 30 \text{ pF}, \ R_b = 1.4 \text{ k}\Omega $ | 44 | | 110 | | ns |
| | | $ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ C_{b} = 30 \text{ pF, } R_{b} = 2.7 \text{ k}\Omega $ | 44 | | 110 | | ns |
| | | $ 2.7 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V}, \\ C_{b} = 30 \text{ pF}, \ R_{b} = 5.5 \text{ k}\Omega $ | 110 | | 110 | | ns |
| SIp hold time (from SCKp↓) Note 2 | tksi1 | $ 4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, $ $C_b = 30 \text{ pF}, \ R_b = 1.4 \text{ k}\Omega $ | 19 | | 19 | | ns |
| | | $ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega $ | 19 | | 19 | | ns |
| | | $ 2.7 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V}, \\ C_b = 30 \text{ pF}, \ R_b = 5.5 \text{ k}\Omega $ | 19 | | 19 | | ns |
| Delay time from SCKp↑ to SOp output Note 2 | tkso1 | $4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$ | | 25 | | 25 | ns |
| | | $2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V},$ $C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$ | | 25 | | 25 | ns |
| | | $2.7 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V},$ $C_{b} = 30 \text{ pF}, R_{b} = 5.5 \text{ k}\Omega$ | | 25 | | 25 | ns |

(Notes, Caution and Remarks are listed on the next page.)

CSI mode connection diagram (during communication at different potential




- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- Caution 2. Use it with $VDD \ge Vb$.
- Remark 1. $R_b[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, $C_b[F]$: Communication line (SCKp, SOp) load capacitance, $V_b[V]$: Communication line voltage
- Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)
- Remark 3. VIH and VIL below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.


 $4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_{b} \leq 4.0~V;~V_{IH}$ = $2.2~V,~V_{IL}$ = 0.8~V

 $2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$: VIH = 2.0 V, VIL = 0.5 V

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)

Remark 2. Communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

| Parameter | Symbol | | Condi | tions | MIN. | TYP. | MAX. | Unit |
|---------------------|--------|--------|--|------------------------------|------|------|------|------|
| Interrupt and reset | VLVD5 | VPOC2, | POC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage: 2.7 V | | | 2.75 | 2.81 | V |
| mode | VLVD4 | | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V |
| | | | (+0.1 V) | Falling interrupt voltage | 2.80 | 2.86 | 2.91 | V |
| | VLVD3 | | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.96 | 3.02 | 3.08 | V |
| , | | | (+0.2 V) | Falling interrupt voltage | 2.90 | 2.96 | 3.02 | V |
| | VLVD0 | | LVIS1, LVIS0 = 0, 0 (+1.2 V) | Rising release reset voltage | 3.98 | 4.06 | 4.14 | V |
| | | | | Falling interrupt voltage | 3.90 | 3.98 | 4.06 | V |

2.7.7 Power supply voltage rising slope characteristics

$(TA = -40 \text{ to } +85^{\circ}C, Vss = 0 \text{ V})$


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|--------|------------|------|------|------|------|
| Power supply voltage rising slope | SVDD | | | | 54 | V/ms |

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 2.5 AC Characteristics.


32-pin Products 3.2


R5F11EB8AFP, R5F11EBAAFP

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-LQFP32-7x7-0.80 | PLQP0032GB-A | P32GA-80-GBT-1 | 0.2 |



detail of lead end





| | (UNIT:mm) | |
|------|-----------------|--|
| ITEM | TEM DIMENSIONS | |
| D | 7.00±0.10 | |
| Е | 7.00±0.10 | |
| HD | 9.00±0.20 | |
| HE | 9.00±0.20 | |
| Α | 1.70 MAX. | |
| A1 | 0.10±0.10 | |
| A2 | 1.40 | |
| b | $0.37{\pm}0.05$ | |
| С | 0.145±0.055 | |
| L | 0.50±0.20 | |
| θ | 0° to 8° | |
| е | 0.80 | |
| х | 0.20 | |
| у | 0.10 | |

NOTE

- 1.Dimensions "%1" and "%2" do not include mold flash.
- 2.Dimension "%3" does not include trim offset.

| REVISION HISTORY | RL78/G1G Datasheet |
|------------------|--------------------|
|------------------|--------------------|

| Rev. Date | | Description | |
|-----------|--------------|--|--|
| Rev. | Date | Page | Summary |
| 1.00 | Jul 31, 2014 | _ | First Edition issued |
| 1.20 | Mar 25, 2015 | 1 Change of description in 1.1 Features | |
| | | 3 | Change of Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G1G |
| | | 3 | Change of Table 1 - 1 Orderable Part Numbers |
| | | 11 | Change of 1.6 Outline of Functions |
| 1.30 | Sep 30, 2016 | 1 | Addition of Note to 1.1 Features |
| | 4 | Modification of Pin configuration in 1.3.1 30-pin products | |
| | | 5 | Modification of Pin configuration in 1.3.2 32-pin products |
| | | 6 | Modification of Pin configuration in 1.3.3 44-pin products |
| | | 63 | Change of Note in 2.8 RAM Data Retention Characteristics |

All trademarks and registered trademarks are the property of their respective owners.

EEPROM is a trademark of Renesas Electronics Corporation.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.