

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	30-LSSOP (0.240", 6.10mm Width)
Supplier Device Package	30-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f11ea8asp-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


RL78/G1G 1. OUTLINE

# 1.3 Pin Configuration (Top View)

# 1.3.1 **30-pin products**

<R>

• 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)



Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

Remark 1. For pin identification, see 1.4 Pin Identification.


Remark 2. The functions in parentheses shown in the above figure can be assigned by setting peripheral I/O redirection register 1 (PIOR1).

RL78/G1G 1. OUTLINE

### 1.3.2 32-pin products

<R>

• 32-pin plastic LQFP (7 × 7 mm, 0.8 mm pitch)



Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. The functions in parentheses shown in the above figure can be assigned by setting peripheral I/O redirection register 1 (PIOR1).

### **Absolute Maximum Ratings**

(2/2)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00, P01, P10 to P17, P30, P31, P40, P41, P50, P51, P60 to P63, P70 to P73, P120, P146, P147	-40	mA
		Total of all	P00, P01, P40, P41, P120	-70	mA
		pins -170 mA	P10 to P17, P30, P31, P50, P51, P60 to P63, P70 to P73, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27	-0.5	mA
		Total of all pins		-2	mA
Output current, low	lOL1	Per pin	P00, P01, P10 to P17, P30, P31, P40, P41, P50, P51, P60 to P63, P70 to P73, P120, P146, P147	40	mA
		Total of all	P00, P01, P40, P41, P120	70	mA
		pins 170 mA	P10 to P17, P30, P31, P50, P51, P60 to P63, P70 to P73, P146, P147	100	mA
	lOL2	Per pin	P20 to P27	1	mA
		Total of all pins		5	mA
Operating ambient	TA	In normal o	operation mode	-40 to +85	°C
temperature		In flash me	emory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +85°C, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

Items	Symbol	Conditions	3	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00, P01, P10 to P17, P30, P31, P40, P41, P50, P51, P60 to P63, P70 to P73, P120 to P124, P146, P147	Normal input buffer	0.8 VDD		VDD	V
	VIH2	P01, P10, P15 to P17, P30, P31, P50	TTL input buffer $4.0 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$	2.2		VDD	V
			TTL input buffer 3.3 V ≤ VDD < 4.0 V	2.0		VDD	٧
			TTL input buffer 2.7 V ≤ VDD < 3.3 V	1.50		VDD	٧
	VIH3	P20 to P27	<u> </u>	0.7 Vdd		VDD	V
	VIH4	EXCLK, RESET	0.8 VDD		VDD	V	
Input voltage, low	VIL1	P00, P01, P10 to P17, P30, P31, P40, P41, P50, P51, P60 to P63, P70 to P73, P120 to P124, P146, P147	Normal input buffer	0		0.2 VDD	V
	VIL2	P01, P10, P15 to P17, P30, P31, P50	TTL input buffer $4.0 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$	0		0.8	V
			TTL input buffer 3.3 V ≤ VDD < 4.0 V	0		0.5	٧
			TTL input buffer 2.7 V ≤ VDD < 3.3 V	0		0.32	٧
	VIL3	P20 to P27	0		0.3 VDD	V	
	VIL4	EXCLK, RESET		0		0.2 VDD	V

Caution The maximum value of VIH of pins P00, P10, P15, P17, P30, P50, and P51 is VDD, even in the N-ch open-drain mode.


**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +85°C, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)


Items	Symbol	Conditi	ions		MIN.	TYP.	MAX.	Unit
Input leakage current, high						1	μА	
	ILIH2	P121, P122 (X1, X2, EXCLK)	VI = VDD	In input port or external clock input			1	μА
				In resonator connection			10	μА
Input leakage current, low	ILIL1	P00, P01, P10 to P17, P20 to P27, P30, P31, P40, P41, P50, P51, P60 to P63, P70 to P73, P120, P123, P124, P137, P146, P147, RESET	Vi = Vss				-1	μА
	ILIL2	P121, P122 (X1, X2, EXCLK)	VI = VSS	In input port or external clock input			-1	μА
				In resonator connection			-10	μА
On-chip pull-up resistance	Ru	P00, P01, P10 to P17, P30, P31, P40, P41, P50, P51, P60 to P63, P70 to P73, P120, P146, P147	VI = Vss, iI	n input port	10	20	100	kΩ

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.


TCY vs VDD (LS (low-speed main) mode)




### Interrupt Request Input Timing




## Key Interrupt Input Timing




# RESET Input Timing



### CSI mode connection diagram (during communication at same potential)



# CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))



Remark 1. p: CSI number (p = 00)

Remark 2. m: Unit number, n: Channel number (mn = 00)


# (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

(TA = -40 to +85°C, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

Parameter	Symbol		Conditions	HS (high-s main) mo		LS (low-speed mode	Unit	
					MAX.	MIN.	MAX.	
SCKp cycle time	tксү1	tkcY1 ≥ 2/fcLk	$ \begin{aligned} 4.0 \ V &\leq V_{DD} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 20 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	200		1150		ns
			$ \begin{aligned} & 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \\ & 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ & C_{b} = 20 \text{ pF}, \text{ R}_{b} = 2.7 \text{ k}\Omega \end{aligned} $	300		1150		ns
SCKp high-level width	tкнı	$4.0 \text{ V} \le \text{V}_{DD} \le 5.9$ $C_b = 20 \text{ pF}, R_b = 0.0$	$5 \text{ V}, 2.7 \text{ V} \le \text{Vb} \le 4.0 \text{ V},$ $1.4 \text{ k}Ω$	tkcy1/2 - 50		tkcy1/2 - 50		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0$ $C_b = 20 \text{ pF}, R_b =$	0 V, $2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$ , $2.7 \text{ k}\Omega$	tксү1/2 - 120		tксү1/2 - 120		ns
SCKp low-level width	tKL1	$4.0 \text{ V} \le \text{V}_{DD} \le 5.9$ $C_b = 20 \text{ pF}, R_b = 10.0$	$0.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $0.4 \text{ k}$	tксү1/2 - 7		tkcy1/2 - 50		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 20 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$		tkcy1/2 - 10		tkcy1/2 - 50		ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsıĸ1	$4.0 \text{ V} \le \text{V}_{DD} \le 5.9$ $C_b = 20 \text{ pF, R}_b =$	5 V, 2.7 V $\leq$ V <sub>b</sub> $\leq$ 4.0 V, 1.4 k $\Omega$	58		479		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0$ C <sub>b</sub> = 20 pF, R <sub>b</sub> =	0 V, $2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$ , $2.7 \text{ k}\Omega$	121		479		ns
SIp hold time (from SCKp↑) Note 1	tksıı	$4.0 \text{ V} \le \text{V}_{DD} \le 5.9$ C <sub>b</sub> = 20 pF, R <sub>b</sub> =	5 V, 2.7 V $\leq$ V <sub>b</sub> $\leq$ 4.0 V, 1.4 k $\Omega$	10		10		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0$ C <sub>b</sub> = 20 pF, R <sub>b</sub> =	0 V, $2.3 \text{ V} \le \text{V}_\text{b} \le 2.7 \text{ V}$ , $2.7 \text{ k}\Omega$	10		10		ns
Delay time from SCKp↓ to SOp output Note 1	tkso1	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 20~pF,~R_b = 1.4~k\Omega$			60		60	ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0$ C <sub>b</sub> = 20 pF, R <sub>b</sub> =	0 V, $2.3 \text{ V} \le \text{V}_\text{b} \le 2.7 \text{ V}$ , $2.7 \text{ k}\Omega$		130		130	ns
SIp setup time (to SCKp↓) <sup>Note 2</sup>	tsıĸ1	$4.0 \text{ V} \le \text{V}_{DD} \le 5.9$ $C_b = 20 \text{ pF}, R_b = 10.0$	$\begin{array}{l} 5~\textrm{V, } 2.7~\textrm{V} \leq \textrm{V}_\textrm{b} \leq 4.0~\textrm{V,} \\ 1.4~\textrm{k}\Omega \end{array}$	23		110		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0$ C <sub>b</sub> = 20 pF, R <sub>b</sub> =	0 V, $2.3 \text{ V} \le \text{V}_\text{b} \le 2.7 \text{ V}$ , $2.7 \text{ k}\Omega$	33		110		ns
SIp hold time (from SCKp↓) <sup>Note 2</sup>	tksıı	$4.0 \text{ V} \le \text{V}_{DD} \le 5.9$ $C_b = 20 \text{ pF}, R_b = 10.0$	$\begin{array}{l} 5~\textrm{V, } 2.7~\textrm{V} \leq \textrm{V}_\textrm{b} \leq 4.0~\textrm{V,} \\ 1.4~\textrm{k}\Omega \end{array}$	10		10		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0$ C <sub>b</sub> = 20 pF, R <sub>b</sub> =	0 V, $2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$ , $2.7 \text{ k}\Omega$	10		10		ns
Delay time from SCKp↑ to SOp output Note 2	tkso1	$4.0 \text{ V} \le \text{V}_{DD} \le 5.9$ C <sub>b</sub> = 20 pF, R <sub>b</sub> =	$5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $1.4 \text{ k}\Omega$		10		10	ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0$ C <sub>b</sub> = 20 pF, R <sub>b</sub> =	$0 \text{ V}, 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V},$ $2.7 \text{ k}\Omega$		10		10	ns


(Notes, Caution and Remarks are listed on the next page.)

#### CSI mode connection diagram (during communication at different potential)



- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remark 1.** Rb[ $\Omega$ ]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)
- Remark 3. VIH and VIL below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.
  - $4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$ : VIH = 2.2 V, VIL = 0.8 V
  - $2.7~V \le V_{DD} \le 4.0~V$ ,  $2.3~V \le V_{b} \le 2.7~V$ : VIH = 2.0~V, VIL = 0.5~V
- Remark 4. This value is valid only when CSI00's peripheral I/O redirect function is not used.

#### CSI mode connection diagram (during communication at different potential




- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution 1. Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- Caution 2. Use it with  $VDD \ge Vb$ .
- Remark 1.  $R_b[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance,  $C_b[F]$ : Communication line (SCKp, SOp) load capacitance,  $V_b[V]$ : Communication line voltage
- Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)
- Remark 3. VIH and VIL below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.


 $4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_{b} \leq 4.0~V;~V_{IH}$  =  $2.2~V,~V_{IL}$  = 0.8~V

 $2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$ : VIH = 2.0 V, VIL = 0.5 V

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)




CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)




**Remark** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)

# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)

**Remark 2.** Communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

## (10) Communication at different potential (2.5 V, 3 V) (simplified I<sup>2</sup>C mode)

(TA = -40 to +85°C, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

(1/2)

Parameter	Symbol	Conditions	` `	peed main) ode	` '	peed main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$		1000 Note 1		300 Note 1	kHz
		$2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} < 2.7 \text{ V},$ $C_{b} = 50 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega$		1000 Note 1		300 Note 1	kHz
		$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$		400 Note 1		300 Note 1	kHz
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} < 2.7 \text{ V},$ $C_{b}$ = 100 pF, $R_{b}$ = 2.7 k $\Omega$		400 Note 1		300 Note 1	kHz
		$ 2.7 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{b} < 2.0 \text{ V} \text{ Note 2}, $ $ C_{b} = 100 \text{ pF}, \ R_{b} = 5.5 \text{ k}\Omega $		300 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	475		1550		ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} < 2.7 \text{ V}, \\ C_{b} = 50 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	475		1550		ns
		$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$	1150		1550		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} < 2.7 \text{ V},$ $C_{b}$ = 100 pF, $R_{b}$ = 2.7 k $\Omega$	1150		1550		ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{b} < 2.0 \text{ V} \text{ Note 2},                                   $	1550		1550		ns
Hold time when SCLr = "H"	thigh	$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	245		610		ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} < 2.7 \text{ V}, \\ \text{C}_{b} = 50 \text{ pF}, \ \text{R}_{b} = 2.7 \text{ k}\Omega $	200		610		ns
		$4.0~V \leq V_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$	675		610		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} < 2.7 \text{ V},$ $C_{b}$ = 100 pF, $R_{b}$ = 2.7 k $\Omega$	600		610		ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{b} < 2.0 \text{ V} \text{ Note 2},                                   $	610		610		ns

(Notes, Caution and Remarks are listed on the next page.)

### (10) Communication at different potential (2.5 V, 3 V) (simplified I<sup>2</sup>C mode)

(TA = -40 to +85°C, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed r	main)	LS (low-speed m	nain)	Unit
			MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$\begin{aligned} 4.0 & \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V}, \\ \text{C}_{b} = 50 \text{ pF}, \text{ R}_{b} = 2.7 \text{ k}\Omega \end{aligned}$	1/fmck + 135 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} 2.7 & \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{b} < 2.7 \text{ V}, \\ \text{Cb} & = 50 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega \end{aligned} $	1/fmck + 135 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} &4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V}, \\ &\text{Cb} = 100 \text{ pF}, \text{Rb} = 2.8 \text{ k}\Omega \end{aligned} $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{b} < 2.7 \text{ V}, \\ \text{C}_{b} = 100 \text{ pF}, \text{R}_{b} = 2.7 \text{ k}\Omega $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$\label{eq:substitution} \begin{split} 2.7 \ V &\leq V_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_{b} < 2.0 \ V \ Note \ 2, \\ Cb &= 100 \ pF, \ Rb = 5.5 \ k \Omega \end{split}$	1/fмск + 190 Note 3		1/fмск + 190 Note 3		ns
Data hold time (transmission)	thd:dat	$ \begin{aligned} &4.0 \; \text{V} \leq \text{V}_{DD} \leq 5.5 \; \text{V}, \\ &2.7 \; \text{V} \leq \text{V}_{b} \leq 4.0 \; \text{V}, \\ &\text{C}_{b} = 50 \; \text{pF}, \; \text{R}_{b} = 2.7 \; \text{k}\Omega \end{aligned} $	0	305	0	305	ns
		$ \begin{aligned} 2.7 & \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{b} < 2.7 \text{ V}, \\ C_{b} & = 50 \text{ pF}, \text{ R}_{b} = 2.7 \text{ k}\Omega \end{aligned} $	0	305	0	305	ns
		$ \begin{aligned} &4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V}, \\ &C_{b} = 100 \text{ pF}, \text{ Rb} = 2.8 \text{ k}\Omega \end{aligned} $	0	355	0	355	ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{b} < 2.7 \text{ V}, \\ \text{C}_{b} = 100 \text{ pF}, \text{R}_{b} = 2.7 \text{ k}\Omega $	0	355	0	355	ns
		$\label{eq:substitution} \begin{split} 2.7 \ V &\leq V_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_{b} < 2.0 \ V \ Note \ 2, \\ C_{b} &= 100 \ pF, \ Rb = 5.5 \ k\Omega \end{split}$	0	405	0	405	ns

**Note 1.** The value must also be equal to or less than fmck/4.

Note 2. Use it with  $VDD \ge Vb$ .

**Note 3.** Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



# 2.7 Analog Characteristics

### 2.7.1 A/D converter characteristics

#### Classification of A/D converter characteristics

Reference Voltage Input channel	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = Vss	Reference voltage (+) = V <sub>BGR</sub> Reference voltage (-) = AV <sub>REFM</sub>
ANI0 to ANI7	Refer to 2.7.1 (1).	Refer to 2.7.1 (3).	Refer to 2.7.1 (4).
ANI16 to ANI19	Refer to 2.7.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to <b>2.7.1 (1)</b> .		_

(1) When AVREF (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), AVREF (-) = AVREFM/ANI1 (ADREFM = 1), target ANI pin: ANI2 to ANI7

(TA = -40 to +85°C, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
Resolution	Res			8		10	bit
Overall error Note 1	AINL	10-bit resolution AVREFP = VDD	$2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$		1.2	±3.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		AVREFP = VDD	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
Zero-scale error Notes 1, 2	EZS	10-bit resolution AVREFP = VDD	$2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$			±0.25	% FSR
Full-scale error Notes 1, 2	EFS	10-bit resolution AVREFP = VDD	$2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$			±0.25	% FSR
Integral linearity error Note 1	ILE	10-bit resolution AVREFP = VDD	$2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$			±2.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution AVREFP = VDD	$2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$			±1.5	LSB
Reference voltage (+)	AVREFP			2.7		VDD	V
Analog input voltage	Vain			0		AVREFP	V
	VBGR	Select internal refe $2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$ HS (high-speed ma	1.38	1.45	1.5	V	

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

## 2.7.2 Temperature sensor characteristics

(TA = -40 to +85°C, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, HS (high-speed main) mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, Ta = +25°C		1.05		V
Reference output voltage	VCONST	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μS

# 2.7.3 Comparator

(TA = -40 to +85°C, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Input offset voltage	VIOCMP				±5	±40	mV
Input voltage range	VICMP			0		Vdd	V
Internal reference voltage deviation	ΔVIREF	CmRVM register value: 7FH to 80H (m = 0, 1)				±2	LSB
		Other than above				±1	LSB
Response time	tcr, tcr	Input amplitude = ±	±100 mV		70	150	ns
Operation stabilization time Note 1	tcmp	CMPnEN = 0→1	V <sub>DD</sub> = 3.3 to 5.5 V			1	μS
			V <sub>DD</sub> = 2.7 to 3.3 V			3	
Reference voltage stabilization wait time	tvr	CVRE: 0→1 Note 2				20	μS

- **Note 1.** Time required after the operation enable signal of the comparator has been changed (CMPnEN =  $0 \rightarrow 1$ ) until a state satisfying the DC and AC characteristics of the comparator is entered.
- **Note 2.** Enable operation of internal reference voltage generation (CVREm bit = 1; m = 0, 1) and wait for the operation stabilization wait time before enabling the comparator output (CnOE bit = 1; n = 0, 1).



# 2.7.4 Programmable gain amplifier

(TA = -40 to +85°C, 2.7 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

Parameter	Symbol	C	Conditions	MIN.	TYP.	MAX.	Unit
Input offset voltage	VIOPGA				±5	±10	mV
Input voltage range	VIPGA			0		0.9 × VDD/gain	V
Response time	VOHPGA			0.9 × V <sub>DD</sub>			V
	VOLPGA					0.1 × VDD	
Gain error	_	4, 8 times				±1	%
		16 times				±1.5	
		32 times	? times			±2	
Slew rate	SRRPGA	Rising edge	$4.0~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$	1.4			V/μs
			$2.7~\text{V} \leq \text{Vdd} \leq 4.0~\text{V}$	0.5			
	SRFPGA	Falling edge	$4.0~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$	1.4			
			$2.7~\text{V} \leq \text{Vdd} \leq 4.0~\text{V}$	0.5			
Operation stabilization wait time	tpga	4, 8 times				5	μS
Note		16, 32 times				10	


**Note** Time required after the PGA operation has been enabled (PGAEN = 1) until a state satisfying the DC and AC specifications of the PGA is entered.

### 2.7.5 POR circuit characteristics

 $(TA = -40 \text{ to } +85^{\circ}C, Vss = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.47	1.51	1.55	V
	VPDR	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width Note	tpw		300			μS

Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



## 2.7.6 LVD circuit characteristics

(TA = -40 to +85°C, VPDR  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

Para	meter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection Supply voltage level	VLVD0	Power supply rise time	3.98	4.06	4.14	V	
		Power supply fall time	3.90	3.98	4.06	V	
		VLVD1	Power supply rise time	3.68	3.75	3.82	V
			Power supply fall time	3.60	3.67	3.74	V
		VLVD2	Power supply rise time	3.07	3.13	3.19	V
			Power supply fall time	3.00	3.06	3.12	V
		VLVD3	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	V
		VLVD4	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		VLVD5	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
Minimum pulse width t		tLW		300			μS
Detection delay time		tld				300	μS

**Remark** VLVD(n-1) > VLVDn: n = 1 to 5

#### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.