

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

2 0 0 0 0 0	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f11eb8afp-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


\bigcirc ROM, RAM capacities

Flash ROM	RAM	30 pins	32 pins	44 pins
16 KB	1.5 KB ^{Note}	R5F11EAAASP	R5F11EBAAFP	R5F11EFAAFP
8 KB		R5F11EA8ASP	R5F11EB8AFP	R5F11EF8AFP

Note This is 630 bytes when the self-programming function is used.



1.2 List of Part Numbers






Table 1 - 1	Orderable	Part Numbers
-------------	-----------	--------------

Pin Count	Package	Part Number
44 pins	44-pin plastic LQFP (10 × 10 mm)	R5F11EFAAFP#30, R5F11EFAAFP#50
		R5F11EF8AFP#30, R5F11EF8AFP#50
32 pins	32-pin plastic LQFP (7 × 7 mm)	R5F11EBAAFP#30, R5F11EBAAFP#50
		R5F11EB8AFP#30, R5F11EB8AFP#50
30 pins	30-pin plastic LSSOP (7.62 mm (300))	R5F11EAAASP#30, R5F11EAAASP#50
		R5F11EA8ASP#30, R5F11EA8ASP#50



1.4 Pin Identification


ANI0 to ANI7, ANI16 to ANI19: Analog input

AINIO IO AINI7, AINI IO IO A	IN 19. Analog input
AVREFM:	A/D converter reference potential (- side) input
AVREFP:	A/D converter reference potential (+ side) input
EXCLK:	External clock input (main system clock)
INTP0 to INTP5:	External interrupt input
KR0 to KR3:	Key Return
P00, P01:	Port 0
P10 to P17:	Port 1
P20 to P27:	Port 2
P30, P31:	Port 3
P40, P41:	Port 4
P50, P51:	Port 5
P60 to P63:	Port 6
P70 to P73:	Port 7
P120 to P124:	Port 12
P137:	Port 13
P146, P147:	Port 14
PCLBUZ0, PCLBUZ1:	Programmable clock output/buzzer output
REGC:	Regulator capacitance
RESET:	Reset
RxD0, RxD1:	Receive data
SCK00:	Serial clock input/output
SCL00:	Serial clock output
SDA00:	Serial data input/output
SI00:	Serial data input
SO00:	Serial data output
SSI00:	Serial interface chip select input
TI00 to TI03:	Timer input
TO00 to TO03, TRJO0:	Timer output
TOOL0:	Data input/output for tool
TOOLRxD, TOOLTxD:	Data input/output for external device
TRDCLK:	Timer external input clock
TRDIOA0, TRDIOB0, TR	DIOC0, TRDIOD0,:Timer input/output
TRDIOA1, TRDIOB1, TR	DIOC1, TRDIOD1,
TRJIO0	
TxD0, TxD1:	Transmit data
CMP0P, CMP1P:	Comparator input
PGAI:	PGA input
VDD:	Power supply
Vss:	Ground
X1, X2:	Crystal oscillator (main system clock)



1.5 Block Diagram

1.5.1 30-pin products





1.6 **Outline of Functions**

[30-pin, 32-pin, 44-pin products (code flash memory 8 KB to 16 KB)]

Caution The above outline of the functions applies when peripheral I/O redirection register 1 (PIOR1) is set to 00H.

				(1/2)			
		30-pin	32-pin	44-pin			
	Item	R5F11EA8ASP, R5F11EAAASP	R5F11EB8AFP, R5F11EBAAFP	R5F11EF8AFP, R5F11EFAAFP			
Code flash m	emory (KB)		8 to 16				
RAM (KB)			1.5				
Address space	ce	1 MB					
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, e LS (low-speed main) mode: 1 to HS (high-speed main) mode: 1 t	8 MHz (VDD = 2.7 to 5.5 V),	(EXCLK)			
	High-speed on-chip oscillator clock (fiH)	LS (low-speed main) mode: 1 to HS (high-speed main) mode: 1	, , ,				
Low-speed o	n-chip oscillator clock	15 kHz (TYP.): VDD = 2.7 to 5.5	V				
General-purp	oose register	8 bits × 32 registers (8 bits × 8 r	registers × 4 banks)				
Minimum inst	truction execution	0.04167 μs (High-speed on-chip oscillator clock: fiн = 24 MHz operation)					
time		0.05 μ s (High-speed system clock: f _{MX} = 20 MHz operation)					
Instruction se	20	 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 					
I/O port	Total	26	28	40			
	CMOS I/O	23	25	35			
	CMOS input	3	3	5			
	CMOS output						
	N-ch open-drain I/O (6 V tolerance)		_				
Timer	16-bit timer	7 channels (TAU: 4 channels, Timer RJ: 1 c	channel, Timer RD: 2 channels)				
	Watchdog timer	1 channel					
	12-bit interval timer	1 channel					
	Timer output	Timer outputs: 14 channels PWM outputs: 9 channels					

Caution Since a library is used when rewriting the flash memory using the user program, flash ROM and RAM areas are used. Refer to the RL78 Family Flash Self-Programming Library Type01 User's Manual before using these products.



				(2/2)			
		30-pin	32-pin	44-pin			
	Item	R5F11EA8ASP,	R5F11EB8AFP,	R5F11EF8AFP,			
		R5F11EAAASP	R5F11EBAAFP	R5F11EFAAFP			
Clock output/	buzzer output	2					
		• 2.44 kHz, 4.88 kHz, 9.77 kHz, (Main system clock: fmain = 20		10 MHz			
8/10-bit resol	ution A/D converter	8 channels		12 channels			
Comparator		2 channels					
PGA		1 channel					
Serial interfac	ce	CSI: 1 channel/UART0: 1 chan UART1: 1 channel	nel/simplified I ² C: 1 channel	1			
Event link cor	ntroller (ELC)	Event input: 18		Event input: 19			
		Event trigger output: 6	Event trigger output: 6				
Vectored	Internal		20				
interrupt sources	External	6		7			
Key interrupt	1	_		4			
Key interrupt Reset		 Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access 					
Power-on-res	set circuit	Power-on-reset: 1.51 ±0.03 V Power-down-reset: 1.50 ±0.03 V					
Voltage detect	ctor	2.75 V to 4.06 V (6 stages)					
On-chip debu	ig function	Provided					
Power supply	voltage	VDD = 2.7 to 5.5 V					
Operating an	bient temperature	TA = -40 to +85°C					

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.



Items	Symbol	Condition	Conditions		TYP.	MAX.	Unit
Output voltage, high	VOH1	P00, P01, P10 to P17, P30, P31, P40, P41, P50, P51, P60 to P63,	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ IOH1 = -10.0 mA	Vdd - 1.5			V
		P70 to P73, P120, P146, P147	4.0 V ≤ VDD ≤ 5.5 V, Іон1 = -3.0 mA	Vdd - 0.7			V
			$2.7 \text{ V} \le \text{Vdd} \le 5.5 \text{ V},$ IOH1 = -2.0 mA	Vdd - 0.6			V
			2.7 V ≤ VDD ≤ 5.5 V, Іон1 = -1.0 mA	Vdd - 0.5			V
	Voh2	P20 to P27	2.7 V ≤ VDD ≤ 5.5 V, IOH2 = -100 μA	Vdd - 0.5			V
Output voltage, low	VOL1	P00, P01, P10 to P17, P30, P31, P40, P41, P50, P51, P60 to P63,	$\begin{array}{l} 4.0 \ V \leq V \text{DD} \leq 5.5 \ V, \\ \text{IOL1} = 20.0 \ mA \end{array}$			1.3	V
	P70 to P73, P120, P146, P147	P70 to P73, P120, P146, P147	$\begin{array}{l} 4.0 \ V \leq V \text{DD} \leq 5.5 \ \text{V}, \\ \text{IOL1} = 8.5 \ \text{mA} \end{array}$			0.7	V
		$\begin{array}{l} 2.7 \ \text{V} \leq \text{V} \text{DD} \leq 5.5 \ \text{V}, \\ \text{IOL1} = 3.0 \ \text{mA} \end{array}$			0.6	V	
			$2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V},$ IOL1 = 1.5 mA			0.4	V
			$\begin{array}{l} 2.7 \ \text{V} \leq \text{V} \text{DD} \leq 5.5 \ \text{V}, \\ \text{IOL1} = 0.3 \ \text{mA} \end{array}$			0.4	V
	Vol2	P20 to P27	$2.7 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V},$ Iol2 = 400 μ A			0.4	V

(TA = -40 to +85°C, 2.7 V \leq VDD \leq 5.5 V, Vss = 0 V)

Caution P00, P10, P15, P17, P30, P50, and P51 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(1)

(1) Flash ROM: 16 KB of 30-pin to 44-pin products

	1	1	5.5 V, Vss = 0 V)				T) (D		(2/2
Parameter Symbol	Conditions				MIN.	TYP.	MAX.	Unit	
	HALT mode HS (high-speed		fносо = 48 MHz,	VDD = 5.0 V		0.60	2.40	mA	
current Note 1	Note 2		main) mode Notes 4, 6	fін = 24 MHz	VDD = 3.0 V		0.60	2.40	
Note 1				fносо = 24 MHz,	VDD = 5.0 V		0.40	1.83	
				fін = 24 MHz	VDD = 3.0 V		0.40	1.83	
				fносо = 16 MHz,	VDD = 5.0 V		0.38	1.38	
				fін = 16 MHz	VDD = 3.0 V		0.38	1.38	
			LS (low-speed main)	fiн = 8 MHz	VDD = 3.0 V		260	710	μA
			mode Notes 4, 6						
			HS (high-speed	fmx = 20 MHz,	Square wave input		0.28	1.55	mA
			main) mode Notes 3, 6	VDD = 5.0 V	Resonator connection		0.42	1.74	
				fмх = 20 MHz,	Square wave input		0.28	1.55	
				VDD = 3.0 V	Resonator connection		0.42	1.74	
				fмх = 10 MHz,	Square wave input		0.19	0.86	
				VDD = 5.0 V	Resonator connection		0.27	0.93	
				fмх = 10 MHz,	Square wave input		0.19	0.86	
				VDD = 3.0 V	Resonator connection		0.27	0.93	
			LS (low-speed main)	fmx = 8 MHz,	Square wave input		95	550	μA
			mode Notes 3, 6	VDD = 3.0 V	Resonator connection		145	590	
	IDD3	STOP	TA = -40°C				0.18	0.51	μA
		mode Note 5	TA = +25°C				0.24	0.51	
			TA = +50°C				0.29	1.10	
			TA = +70°C				0.41	1.90	1
			TA = +85°C			1	0.90	3.30	1

40 to +85°C 27 V < VDD < 55 V VSS = 0 V)

Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, comparator, programmable gain amplifier, watchdog timer, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors.

- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator is stopped.
- Note 4. When high-speed system clock is stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When watchdog timer is stopped. The values below the MAX. column include the leakage current.
- Note 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high speed main) mode: V_DD = 2.7 V to 5.5 V@1 MHz to 24 MHz LS (low speed main) mode: VDD = 2.7 V to 5.5 V@1 MHz to 8 MHz
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
- Remark 3. fill: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 4. Temperature condition of the TYP. value is TA = 25°C



(2) Peripheral Functions (Common to all products)

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
12-bit interval timer operating current	I _{IT} Notes 1, 8					0.02		μA
Watchdog timer operating current	IWDT Notes 1, 2	fi∟ = 15 kHz				0.22		μA
A/D converter	IADC Note 3	When conversion	Normal mode, AVRE	FP = VDD = 5.0 V		1.3	1.7	mA
operating current		at maximum speed	Low voltage mode, A	VREFP = VDD = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF					75		μA
Temperature sensor operating current	ITMPS					75		μA
Comparator operating	ICMP Note 4	Per channel of	When the comparate	or is operating		45.0	65.0	μA
current		comparator 1	When the comparate	or is stopped		0.0	0.1	
Programmable gain	IPGA Note 5	When the program	When the programmable gain amplifier is operating			240.0	340.0	μA
amplifier operating current		When the programmable gain amplifier is stopped				0.0	0.1	
LVD operating current	ILVI Note 6					0.08		μA
SNOOZE operating	Isnoz	ADC operation	The mode is perform	ned Note 7		0.50	0.60	mA
current			The A/D conversion operations are performed	Low voltage mode AVREFP = VDD = 3.0 V		1.20	1.44	mA
		CSI/UART operation				0.70	0.84	mA

$(TA = -40 \text{ to } +85^{\circ}C, 2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Note 1. When high speed on-chip oscillator and high-speed system clock are stopped.

Note 2. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontroller is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates in STOP mode.

- **Note 3.** Current flowing only to the A/D converter. The current value of the RL78 microcontroller is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- **Note 4.** Current flowing only to the comparator. The current value of the RL78 microcontroller is the sum of IDD1 or IDD2 and ICMP when the comparator operates in operating mode or HALT mode.

Note 5. Current flowing only to the programmable gain amplifier. The current value of the RL78 microcontroller is the sum of IDD1 or IDD2 and IPGA when the programmable gain amplifier operates in operating mode or HALT mode.

Note 6. Current flowing only to the LVD circuit. The current value of the RL78 microcontroller is the sum of IDD1, IDD2 or IDD3 and ILVI when the LVD circuit operates in the Operating, HALT or STOP mode.


Note 7. For details on the transition time to SNOOZE mode, refer to 18.3.3 SNOOZE mode in the RL78/G1G User's Manual.

Note 8. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontroller is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.


- **Remark 1.** fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fcLK: CPU/peripheral hardware clock frequency
- Remark 3. Temperature condition of the TYP. value is TA = 25°C



TCY vs VDD (LS (low-speed main) mode)











CSI mode connection diagram (during communication at same potential)



CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))



Remark 1. p: CSI number (p = 00)

Remark 2. m: Unit number, n: Channel number (mn = 00)



(5) During communication at same potential (simplified I²C mode)

Parameter	Symbol	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fsc∟	$\begin{array}{l} \text{2.7 V} \leq \text{V}_{\text{DD}} \leq \text{5.5 V},\\ \text{C}_{\text{b}} = \text{50 pF}, \text{R}_{\text{b}} = \text{2.7 k}\Omega \end{array}$		1000 Note 1		400 Note 1	kHz
		$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 100 \ \text{pF}, \ \text{R}_{\text{b}} = 3 \ \text{k}\Omega \end{array}$		400 Note 1		400 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$\begin{array}{l} \text{2.7 V} \leq \text{V}_{\text{DD}} \leq \text{5.5 V},\\ \text{C}_{\text{b}} = \text{50 pF}, \text{R}_{\text{b}} = \text{2.7 k}\Omega \end{array}$	475		1150		ns
		$\begin{array}{l} \text{2.7 V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},\\ \text{C}_{\text{b}} = 100 \text{ pF}, \text{R}_{\text{b}} = 3 \text{ k}\Omega \end{array}$	1150		1150		ns
Hold time when SCLr = "H"	tніgн	$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	475		1150		ns
		$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 100 \ \text{pF}, \ \text{R}_{\text{b}} = 3 \ \text{k}\Omega \end{array}$	1150		1150		ns
Data setup time (reception)	tsu: dat	$\begin{array}{l} \text{2.7 V} \leq \text{V}_{\text{DD}} \leq \text{5.5 V},\\ \text{C}_{\text{b}} = \text{50 pF}, \text{R}_{\text{b}} = \text{2.7 k}\Omega \end{array}$	1/fмск + 85 Note 2		1/fмск + 145 Note 2		ns
		$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 100 \ \text{pF}, \ \text{R}_{\text{b}} = 3 \ \text{k}\Omega \end{array}$	1/fмск + 145 Note 2		1/fмск + 145 Note 2		ns
Data hold time (transmission)	thd: dat	$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	0	305	0	305	ns
		$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 100 \ \text{pF}, \ \text{R}_{\text{b}} = 3 \ \text{k}\Omega \end{array}$	0	355	0	355	ns

(TA = -40 to +85°C, 2.7 V \leq VDD \leq 5.5 V, Vss = 0 V)

Note 1. The value must also be equal to or less than fMCK/4.

Note 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

(Remaks are listed on the next page.)




(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol		Conditions	HS (high-speed main) mode		LS (low-speed main) mode		Unit
					MAX.	MIN.	MAX.	
SCKp cycle time	tксү1	tксү1 ≥ 2/fc∟к		200		1150		ns
			$\label{eq:VD} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	300		1150		ns
SCKp high-level width	tкнı	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.4 \\ C_b = 20 \ pF, \ R_b = \end{array}$	5 V, 2.7 V \leq Vb \leq 4.0 V, \approx 1.4 k\Omega	tксү1/2 - 50		tксү1/2 - 50		ns
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.1 \text{ C}_{\text{b}} = 20 \text{ pF}, \text{ R}_{\text{b}} = 10 \text{ pF}$	0 V, 2.3 V \leq Vb \leq 2.7 V, 2.7 k\Omega	tксү1/2 - 120		tксү1/2 - 120		ns
SCKp low-level width	tκ∟1	$4.0 V \le V_{DD} \le 5.0$ C _b = 20 pF, R _b =	5 V, 2.7 V \leq Vb \leq 4.0 V, 1.4 k Ω	tkcy1/2 - 7		tксү1/2 - 50		ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		tксү1/2 - 10		tксү1/2 - 50		ns
SIp setup time (to SCKp↑) ^{Note 1}	tsıĸ1	$\label{eq:VDD} \begin{array}{l} 4.0 \mbox{ V} \leq \mbox{V}_{DD} \leq 5.5 \mbox{ V}, 2.7 \mbox{ V} \leq \mbox{V}_b \leq 4.0 \mbox{ V}, \\ C_b = 20 \mbox{ pF}, R_b = 1.4 k\Omega \end{array}$		58		479		ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		121		479		ns
SIp hold time (from SCKp†) ^{Note 1}	tksi1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5. \\ C_b = 20 \ pF, \ R_b = \end{array}$	5 V, 2.7 V \leq Vb \leq 4.0 V, 1.4 k\Omega	10		10		ns
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.$ C _b = 20 pF, R _b =	0 V, 2.3 V \leq Vb \leq 2.7 V, 2.7 k\Omega	10		10		ns
Delay time from SCKp↓ to SOp output ^{Note 1}	tkso1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5 \\ C_b = 20 \ pF, \ R_b = \end{array}$	5 V, 2.7 V \leq Vb \leq 4.0 V, \approx 1.4 k\Omega		60		60	ns
		$2.7 V \le V_{DD} < 4.$ C _b = 20 pF, R _b =	0 V, 2.3 V \leq Vb \leq 2.7 V, 2.7 k\Omega		130		130	ns
SIp setup time (to SCKp↓) ^{Note 2}	tsıĸı	$4.0 V \le V_{DD} \le 5.0$ C _b = 20 pF, R _b =	5 V, 2.7 V \leq Vb \leq 4.0 V, \leq 1.4 k\Omega	23		110		ns
		$2.7 V \le V_{DD} < 4.$ C _b = 20 pF, R _b =	0 V, 2.3 V \leq Vb \leq 2.7 V, 2.7 k\Omega	33		110		ns
SIp hold time (from SCKp↓) ^{Note 2}	tksi1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.3 \\ C_b = 20 \ pF, \ R_b = \end{array}$	5 V, 2.7 V \leq Vb \leq 4.0 V, \leq 1.4 k\Omega	10		10		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.$ Cb = 20 pF, Rb =	0 V, 2.3 V \leq Vb \leq 2.7 V, 2.7 k\Omega	10		10		ns
Delay time from SCKp↑ to SOp output ^{Note 2}	tkso1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.0 \\ C_b = 20 \ pF, \ R_b = 0 \end{array}$	5 V, 2.7 V \leq Vb \leq 4.0 V, \simeq 1.4 k\Omega		10		10	ns
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.$ Cb = 20 pF, Rb =	0 V, 2.3 V \leq Vb \leq 2.7 V, $2.7~k\Omega$		10		10	ns

(TA = -40 to +85°C, 2.7 V \leq VDD \leq 5.5 V, Vss = 0 V)

(Notes, Caution and Remarks are listed on the next page.)

CSI mode connection diagram (during communication at different potential)



- **Note 1.** Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin, and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))


Remark 4. VIH and VIL below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

4.0 V \leq VDD \leq 5.5 V, 2.7 V \leq Vb \leq 4.0 V: VIH = 2.2 V, VIL = 0.8 V


$$2.7~V \leq V\text{DD}$$
 < $4.0~V,~2.3~V \leq V\text{b} \leq 2.7~V\text{:}$ ViH = $2.0~V,~\text{ViL}$ = $0.5~V$


Remark 5. Communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.





CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remark 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)
 Remark 2. Communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

RENESAS

(10) Communication at different potential (2.5 V, 3 V) (simplified I²C mode)

Parameter	Symbol	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat		1/fмск + 135 Note 3		1/fмск + 190 Note 3		ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b < 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 135 Note 3		1/fмск + 190 Note 3		ns
			1/fмск + 190 Note 3		1/fмск + 190 Note 3		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b < 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 190 ^{Note 3}		1/fмск + 190 Note 3		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq V_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b < 2.0 \ V \ ^{Note \ 2}, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	1/fмск + 190 Note 3		1/fмск + 190 Note 3		ns
Data hold time (transmission)	thd:dat		0	305	0	305	ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b < 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	305	0	305	ns
			0	355	0	355	ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b < 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	355	0	355	ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b < 2.0 \ V \ ^{Note \ 2}, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	0	405	0	405	ns

Note 1. The value must also be equal to or less than fMCK/4.


Note 2. Use it with $V_{DD} \ge V_b$.

Note 3. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".


Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



Remark 1. Rb[Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage

Remark 2. r: IIC number (r = 00), g: PIM, POM number (g = 3, 5)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0), n: Channel number (n = 0), mn = 00)

Remark 4. VIH and VIL below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in simplified I²C mode.

4.0 V \leq VDD \leq 5.5 V, 2.7 V \leq Vb \leq 4.0 V: VIH = 2.2 V, VIL = 0.8 V

 $2.7~\text{V} \leq \text{V}\text{DD}$ < $4.0~\text{V},~2.3~\text{V} \leq \text{V}\text{b} \leq 2.7~\text{V}\text{:}$ VIH = 2.0~V,~VIL = 0.5~V



(2) When AVREF (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), AVREF (-) = AVREFM/ANI1 (ADREFM = 1), target ANI pin: ANI16 to ANI19

(TA = -40 to +85°C, 2.7 V \leq VDD \leq 5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	Res			8		10	bit
Overall error Note 1	AINL	10-bit resolution AVREFP = VDD	$2.7 \text{ V} \leq \text{V}\text{DD} \leq 5.5 \text{ V}$		1.2	±5.0	LSB
Conversion time	tCONV	10-bit resolution AVREFP = VDD	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.125		39	μs
			$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
Zero-scale error Notes 1, 2	EZS	10-bit resolution AVREFP = VDD	$2.7 \text{ V} \leq \text{V}\text{DD} \leq 5.5 \text{ V}$			±0.35	% FSR
Full-scale error Notes 1, 2	EFS	10-bit resolution AVREFP = VDD	$2.7 \text{ V} \leq \text{V}\text{DD} \leq 5.5 \text{ V}$			±0.35	% FSR
Integral linearity error Note 1	ILE	10-bit resolution AVREFP = VDD	$2.7 \text{ V} \leq \text{V}\text{DD} \leq 5.5 \text{ V}$			±3.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution AVREFP = VDD	$2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			±2.0	LSB
Reference voltage (+)	AVREFP			2.7		Vdd	V
Analog input voltage	VAIN			0		AVREFP	V
	Vbgr	Select internal reference of the select of the select internal reference of the select the select of the select o		1.38	1.45	1.5	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.



(4) When AVREF (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), AVREF (-) = AVREFM/ANI1 (ADREFM = 1), target ANI pin: ANI0 to ANI7, ANI16 to ANI19

(TA = -40 to +85°C, 2.7 V \leq VDD \leq 5.5 V, Vss = 0 V, Reference voltage (+) = VBGR, Reference voltage (-) = AVREFM = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	Res				8		bit
Conversion time	t CONV	8-bit resolution	$2.7~V \leq V\text{DD} \leq 5.5~V$	17		39	μs
Zero-scale error Notes 1, 2	EZS	8-bit resolution	$2.7~V \leq V\text{DD} \leq 5.5~V$			±0.60	% FSR
Integral linearity error Note 1	ILE	8-bit resolution	$2.7~V \leq V\text{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.7~V \leq V\text{DD} \leq 5.5~V$			±1.0	LSB
Reference voltage (+)	Vbgr			1.38	1.45	1.5	V
Analog input voltage	VAIN			0		Vbgr	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

