

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Discontinued at Digi-Key  |
| Core Processor             | ARM® Cortex®-M3   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 48MHz   |
| Connectivity               | I²C, IrDA, SmartCard, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT  |
| Number of I/O              | 56  |
| Program Memory Size        | 128KB (128K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 32K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V  |
| Data Converters            | A/D 8x12b; D/A 2x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-VFQFN Exposed Pad  |
| Supplier Device Package    | 64-QFN (9x9)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32lg230f128g-e-qfn64r">https://www.e-xfl.com/product-detail/silicon-labs/efm32lg230f128g-e-qfn64r</a> |

## 2. Ordering Information

The following table shows the available EFM32LG devices.

**Table 2.1. Ordering Information**

| Ordering Code            | Flash (kB) | RAM (kB) | Max Speed (MHz) | Supply Voltage (V) | Temperature (°C) | Package |
|--------------------------|------------|----------|-----------------|--------------------|------------------|---------|
| EFM32LG230F64G-E-QFN64   | 64         | 32       | 48              | 1.98 - 3.8         | -40 - 85         | QFN64   |
| EFM32LG230F128G-E-QFN64  | 128        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | QFN64   |
| EFM32LG230F256G-E-QFN64  | 256        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | QFN64   |
| EFM32LG232F64G-E-QFP64   | 64         | 32       | 48              | 1.98 - 3.8         | -40 - 85         | TQFP64  |
| EFM32LG232F128G-E-QFP64  | 128        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | TQFP64  |
| EFM32LG232F256G-E-QFP64  | 256        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | TQFP64  |
| EFM32LG280F64G-E-QFP100  | 64         | 32       | 48              | 1.98 - 3.8         | -40 - 85         | LQFP100 |
| EFM32LG280F128G-E-QFP100 | 128        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | LQFP100 |
| EFM32LG280F256G-E-QFP100 | 256        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | LQFP100 |
| EFM32LG290F64G-E-BGA112  | 64         | 32       | 48              | 1.98 - 3.8         | -40 - 85         | BGA112  |
| EFM32LG290F128G-E-BGA112 | 128        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | BGA112  |
| EFM32LG290F256G-E-BGA112 | 256        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | BGA112  |
| EFM32LG295F64G-E-BGA120  | 64         | 32       | 48              | 1.98 - 3.8         | -40 - 85         | BGA120  |
| EFM32LG295F128G-E-BGA120 | 128        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | BGA120  |
| EFM32LG295F256G-E-BGA120 | 256        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | BGA120  |
| EFM32LG330F64G-E-QFN64   | 64         | 32       | 48              | 1.98 - 3.8         | -40 - 85         | QFN64   |
| EFM32LG330F128G-E-QFN64  | 128        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | QFN64   |
| EFM32LG330F256G-E-QFN64  | 256        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | QFN64   |
| EFM32LG332F64G-E-QFP64   | 64         | 32       | 48              | 1.98 - 3.8         | -40 - 85         | TQFP64  |
| EFM32LG332F128G-E-QFP64  | 128        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | TQFP64  |
| EFM32LG332F256G-E-QFP64  | 256        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | TQFP64  |
| EFM32LG360F64G-E-CSP81   | 64         | 32       | 48              | 1.98 - 3.8         | -40 - 85         | CSP81   |
| EFM32LG360F128G-E-CSP81  | 128        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | CSP81   |
| EFM32LG360F256G-E-CSP81  | 256        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | CSP81   |
| EFM32LG380F64G-E-QFP100  | 64         | 32       | 48              | 1.98 - 3.8         | -40 - 85         | LQFP100 |
| EFM32LG380F128G-E-QFP100 | 128        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | LQFP100 |
| EFM32LG380F256G-E-QFP100 | 256        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | LQFP100 |
| EFM32LG390F64G-E-BGA112  | 64         | 32       | 48              | 1.98 - 3.8         | -40 - 85         | BGA112  |
| EFM32LG390F128G-E-BGA112 | 128        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | BGA112  |
| EFM32LG390F256G-E-BGA112 | 256        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | BGA112  |
| EFM32LG395F64G-E-BGA120  | 64         | 32       | 48              | 1.98 - 3.8         | -40 - 85         | BGA120  |
| EFM32LG395F128G-E-BGA120 | 128        | 32       | 48              | 1.98 - 3.8         | -40 - 85         | BGA120  |

### 3.1.23 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

### 3.1.24 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

### 3.1.25 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 8 external pins and 6 internal signals.

### 3.1.26 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has two single ended output buffers which can be combined into one differential output. The DAC may be used for a number of different applications such as sensor interfaces or sound output.

### 3.1.27 Operational Amplifier (OPAMP)

The EFM32LG features up to 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

### 3.1.28 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSE<sup>TM</sup>), is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

### 3.1.29 Backup Power Domain

The backup power domain is a separate power domain containing a Backup Real Time Counter, BURTC, and a set of retention registers, available in all energy modes. This power domain can be configured to automatically change power source to a backup battery when the main power drains out. The backup power domain enables the EFM32LG to keep track of time and retain data, even if the main power source should drain out.

### 3.1.30 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK cycles with 256-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

### 3.1.31 General Purpose Input/Output (GPIO)

In the EFM32LG, there are up to 93 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

### 3.2.21 EFM32LG990

The features of the EFM32LG990 is a subset of the feature set described in the EFM32LG Reference Manual. The following table describes device specific implementation of the features.

**Table 3.21. EFM32LG990 Configuration Summary**

| Module    | Configuration                             | Pin Connections   |
|-----------|---|---|
| Cortex-M3 | Full configuration                        | NA  |
| DBG       | Full configuration                        | DBG_SWCLK, DBG_SWDIO, DBG_SWO   |
| MSC       | Full configuration                        | NA  |
| DMA       | Full configuration                        | NA  |
| RMU       | Full configuration                        | NA  |
| EMU       | Full configuration                        | NA  |
| CMU       | Full configuration                        | CMU_OUT0, CMU_OUT1  |
| WDOG      | Full configuration                        | NA  |
| PRS       | Full configuration                        | NA  |
| USB       | Full configuration                        | USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID  |
| EBI       | Full configuration                        | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWEn, EBI_REn, EBI_VSNC, EBI_WEn |
| I2C0      | Full configuration                        | I2C0_SDA, I2C0_SCL  |
| I2C1      | Full configuration                        | I2C1_SDA, I2C1_SCL  |
| USART0    | Full configuration with IrDA              | US0_TX, US0_RX, US0_CLK, US0_CS   |
| USART1    | Full configuration with I2S               | US1_TX, US1_RX, US1_CLK, US1_CS   |
| USART2    | Full configuration with I2S               | US2_TX, US2_RX, US2_CLK, US2_CS   |
| UART0     | Full configuration                        | U0_TX, U0_RX  |
| UART1     | Full configuration                        | U1_TX, U1_RX  |
| LEUART0   | Full configuration                        | LEU0_TX, LEU0_RX  |
| LEUART1   | Full configuration                        | LEU1_TX, LEU1_RX  |
| TIMER0    | Full configuration with DTI               | TIM0_CC[2:0], TIM0_CDTI[2:0]  |
| TIMER1    | Full configuration                        | TIM1_CC[2:0]  |
| TIMER2    | Full configuration                        | TIM2_CC[2:0]  |
| TIMER3    | Full configuration                        | TIM3_CC[2:0]  |
| RTC       | Full configuration                        | NA  |
| BURTC     | Full configuration                        | NA  |
| LETIMER0  | Full configuration                        | LET0_O[1:0]   |
| PCNT0     | Full configuration, 16-bit count register | PCNT0_S[1:0]  |
| PCNT1     | Full configuration, 8-bit count register  | PCNT1_S[1:0]  |
| PCNT2     | Full configuration, 8-bit count register  | PCNT2_S[1:0]  |
| ACMP0     | Full configuration                        | ACMP0_CH[7:0], ACMP0_O  |




Figure 4.40. EBI Read Enable Related Timing Requirements

Table 4.22. EBI Read Enable Related Timing Requirements

| Parameter   | Symbol                | Min | Typ | Max | Unit |
|---|-----------------------|-----|-----|-----|------|
| Setup time, from EBI_AD valid to trailing EBI_REn edge  | $t_{SU\_REn}$ 1 2 3 4 | 37  | —   | —   | ns   |
| Hold time, from trailing EBI_REn edge to EBI_AD invalid | $t_{H\_REn}$ 1 2 3 4  | -1  | —   | —   | ns   |

**Note:**

- 1. Applies for all addressing modes (figure only shows D16A8).
- 2. Applies for both EBI\_REn and EBI\_NANDREn (figure only shows EBI\_REn)
- 3. Applies for all polarities (figure only shows active low signals)
- 4. Measurement done at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ )




Figure 4.41. EBI Ready/Wait Related Timing Requirements

| Alternate                     | LOCATION |      |      |      |     |   |   |   |
|-------------------------------|----------|------|------|------|-----|---|---|---|
| Functionality                 | 0        | 1    | 2    | 3    | 4   | 5 | 6 | Description   |
| ADC0_CH7                      | PD7      |      |      |      |     |   |   | Analog to digital converter ADC0, input channel number 7.   |
| BOOT_RX                       | PE11     |      |      |      |     |   |   | Bootloader RX.  |
| BOOT_TX                       | PE10     |      |      |      |     |   |   | Bootloader TX.  |
| BU_VIN                        | PD8      |      |      |      |     |   |   | Battery input for Backup Power Domain   |
| CMU_CLK0                      | PA2      | PC12 | PD7  |      |     |   |   | Clock Management Unit, clock output number 0.   |
| CMU_CLK1                      | PA1      | PD8  | PE12 |      |     |   |   | Clock Management Unit, clock output number 1.   |
| OPAMP_N0                      | PC5      |      |      |      |     |   |   | Operational Amplifier 0 external negative input.  |
| OPAMP_N1                      | PD7      |      |      |      |     |   |   | Operational Amplifier 1 external negative input.  |
| OPAMP_N2                      | PD3      |      |      |      |     |   |   | Operational Amplifier 2 external negative input.  |
| DAC0_OUT0 / OPAMP_OUT0        | PB11     |      |      |      |     |   |   | Digital to Analog Converter DAC0_OUT0 /OPAMP output channel number 0.   |
| DAC0_OUT0ALT / OPAMP_OUT0A_LT | PC0      | PC1  | PC2  | PC3  | PD0 |   |   | Digital to Analog Converter DAC0_OUT0ALT / OPAMP alternative output for channel 0.  |
| DAC0_OUT1 / OPAMP_OUT1        | PB12     |      |      |      |     |   |   | Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1.  |
| DAC0_OUT1ALT / OPAMP_OUT1A_LT | PC12     | PC13 | PC14 | PC15 | PD1 |   |   | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1.  |
| OPAMP_OUT2                    | PD5      | PD0  |      |      |     |   |   | Operational Amplifier 2 output.   |
| OPAMP_P0                      | PC4      |      |      |      |     |   |   | Operational Amplifier 0 external positive input.  |
| OPAMP_P1                      | PD6      |      |      |      |     |   |   | Operational Amplifier 1 external positive input.  |
| OPAMP_P2                      | PD4      |      |      |      |     |   |   | Operational Amplifier 2 external positive input.  |
| DBG_SWCLK                     | PF0      | PF0  | PF0  | PF0  |     |   |   | Debug-interface Serial Wire clock input.<br><br>Note that this function is enabled to pin out of reset, and has a built-in pull down.             |
| DBG_SWDIO                     | PF1      | PF1  | PF1  | PF1  |     |   |   | Debug-interface Serial Wire data input / output.<br><br>Note that this function is enabled to pin out of reset, and has a built-in pull up.       |
| DBG_SWO                       | PF2      | PC15 | PD1  | PD2  |     |   |   | Debug-interface Serial Wire viewer Output.<br><br>Note that this function is not enabled after reset, and must be enabled by software to be used. |
| ETM_TCLK                      | PD7      |      | PC6  | PA6  |     |   |   | Embedded Trace Module ETM clock .   |
| ETM_TD0                       | PD6      |      | PC7  | PA2  |     |   |   | Embedded Trace Module ETM data 0.   |
| ETM_TD1                       | PD3      |      | PD3  | PA3  |     |   |   | Embedded Trace Module ETM data 1.   |
| ETM_TD2                       | PD4      |      | PD4  | PA4  |     |   |   | Embedded Trace Module ETM data 2.   |
| ETM_TD3                       | PD5      | PF3  | PD5  | PA5  |     |   |   | Embedded Trace Module ETM data 3.   |
| GPIO_EM4WU0                   | PA0      |      |      |      |     |   |   | Pin can be used to wake the system up from EM4  |
| GPIO_EM4WU1                   | PA6      |      |      |      |     |   |   | Pin can be used to wake the system up from EM4  |

| Alternate     | LOCATION |      |      |   |   |   |   |  |
|---------------|----------|------|------|---|---|---|---|--|
| Functionality | 0        | 1    | 2    | 3 | 4 | 5 | 6 | Description  |
| EBI_A04       | PB10     | PB10 | PB10 |   |   |   |   | External Bus Interface (EBI) address output pin 04.                  |
| EBI_A05       | PC6      | PC6  | PC6  |   |   |   |   | External Bus Interface (EBI) address output pin 05.                  |
| EBI_A06       | PC7      | PC7  | PC7  |   |   |   |   | External Bus Interface (EBI) address output pin 06.                  |
| EBI_A07       | PE0      | PE0  | PE0  |   |   |   |   | External Bus Interface (EBI) address output pin 07.                  |
| EBI_A08       | PE1      | PE1  | PE1  |   |   |   |   | External Bus Interface (EBI) address output pin 08.                  |
| EBI_A09       | PE2      | PC9  | PC9  |   |   |   |   | External Bus Interface (EBI) address output pin 09.                  |
| EBI_A10       | PE3      | PC10 | PC10 |   |   |   |   | External Bus Interface (EBI) address output pin 10.                  |
| EBI_A11       | PE4      | PE4  | PE4  |   |   |   |   | External Bus Interface (EBI) address output pin 11.                  |
| EBI_A12       | PE5      | PE5  | PE5  |   |   |   |   | External Bus Interface (EBI) address output pin 12.                  |
| EBI_A13       | PE6      | PE6  | PE6  |   |   |   |   | External Bus Interface (EBI) address output pin 13.                  |
| EBI_A14       | PE7      | PE7  | PE7  |   |   |   |   | External Bus Interface (EBI) address output pin 14.                  |
| EBI_A15       | PC8      | PC8  | PC8  |   |   |   |   | External Bus Interface (EBI) address output pin 15.                  |
| EBI_A16       | PB0      | PB0  | PB0  |   |   |   |   | External Bus Interface (EBI) address output pin 16.                  |
| EBI_A17       | PB1      | PB1  | PB1  |   |   |   |   | External Bus Interface (EBI) address output pin 17.                  |
| EBI_A18       | PB2      | PB2  | PB2  |   |   |   |   | External Bus Interface (EBI) address output pin 18.                  |
| EBI_A19       | PB3      | PB3  | PB3  |   |   |   |   | External Bus Interface (EBI) address output pin 19.                  |
| EBI_A20       | PB4      | PB4  | PB4  |   |   |   |   | External Bus Interface (EBI) address output pin 20.                  |
| EBI_A21       | PB5      | PB5  | PB5  |   |   |   |   | External Bus Interface (EBI) address output pin 21.                  |
| EBI_A22       | PB6      | PB6  | PB6  |   |   |   |   | External Bus Interface (EBI) address output pin 22.                  |
| EBI_A23       | PC0      | PC0  | PC0  |   |   |   |   | External Bus Interface (EBI) address output pin 23.                  |
| EBI_A24       | PC1      | PC1  | PC1  |   |   |   |   | External Bus Interface (EBI) address output pin 24.                  |
| EBI_A25       | PC2      | PC2  | PC2  |   |   |   |   | External Bus Interface (EBI) address output pin 25.                  |
| EBI_A26       | PC4      | PC4  | PC4  |   |   |   |   | External Bus Interface (EBI) address output pin 26.                  |
| EBI_A27       | PD2      | PD2  | PD2  |   |   |   |   | External Bus Interface (EBI) address output pin 27.                  |
| EBI_AD00      | PE8      | PE8  | PE8  |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01      | PE9      | PE9  | PE9  |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02      | PE10     | PE10 | PE10 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03      | PE11     | PE11 | PE11 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04      | PE12     | PE12 | PE12 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05      | PE13     | PE13 | PE13 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06      | PE14     | PE14 | PE14 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 06. |

#### 5.4.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

**Note:** Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.


**Table 5.11. Alternate functionality overview**

| Alternate | LOCATION |     |     |   |   |   |   | Description   |
|-----------|----------|-----|-----|---|---|---|---|---|
|           | 0        | 1   | 2   | 3 | 4 | 5 | 6 |   |
| ACMP0_CH0 | PC0      |     |     |   |   |   |   | Analog comparator ACMP0, channel 0.                       |
| ACMP0_CH1 | PC1      |     |     |   |   |   |   | Analog comparator ACMP0, channel 1.                       |
| ACMP0_CH2 | PC2      |     |     |   |   |   |   | Analog comparator ACMP0, channel 2.                       |
| ACMP0_CH3 | PC3      |     |     |   |   |   |   | Analog comparator ACMP0, channel 3.                       |
| ACMP0_CH4 | PC4      |     |     |   |   |   |   | Analog comparator ACMP0, channel 4.                       |
| ACMP0_CH5 | PC5      |     |     |   |   |   |   | Analog comparator ACMP0, channel 5.                       |
| ACMP0_CH6 | PC6      |     |     |   |   |   |   | Analog comparator ACMP0, channel 6.                       |
| ACMP0_CH7 | PC7      |     |     |   |   |   |   | Analog comparator ACMP0, channel 7.                       |
| ACMP0_O   | PE13     | PE2 | PD6 |   |   |   |   | Analog comparator ACMP0, digital output.                  |
| ACMP1_CH0 | PC8      |     |     |   |   |   |   | Analog comparator ACMP1, channel 0.                       |
| ACMP1_CH1 | PC9      |     |     |   |   |   |   | Analog comparator ACMP1, channel 1.                       |
| ACMP1_CH2 | PC10     |     |     |   |   |   |   | Analog comparator ACMP1, channel 2.                       |
| ACMP1_CH3 | PC11     |     |     |   |   |   |   | Analog comparator ACMP1, channel 3.                       |
| ACMP1_CH4 | PC12     |     |     |   |   |   |   | Analog comparator ACMP1, channel 4.                       |
| ACMP1_CH5 | PC13     |     |     |   |   |   |   | Analog comparator ACMP1, channel 5.                       |
| ACMP1_CH6 | PC14     |     |     |   |   |   |   | Analog comparator ACMP1, channel 6.                       |
| ACMP1_CH7 | PC15     |     |     |   |   |   |   | Analog comparator ACMP1, channel 7.                       |
| ACMP1_O   | PF2      | PE3 | PD7 |   |   |   |   | Analog comparator ACMP1, digital output.                  |
| ADC0_CH0  | PD0      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 0. |
| ADC0_CH1  | PD1      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2  | PD2      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3  | PD3      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4  | PD4      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5  | PD5      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6  | PD6      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 6. |

## 5.6 EFM32LG330 (QFN64)

### 5.6.1 Pinout

The EFM32LG330 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the \*\_ROUTE register in the module in question.



**Figure 5.11. EFM32LG330 Pinout (top view, not to scale)**

**Table 5.16. Device Pinout**

| QFN64 Pin# and Name |          | Pin Alternate Functionality / Description |                 |                        |                           |
|---------------------|----------|---|-----------------|------------------------|---------------------------|
| Pin #               | Pin Name | Analog                                    | Timers          | Communication          | Other                     |
| 0                   | VSS      | Ground.                                   |                 |                        |                           |
| 1                   | PA0      |   | TIM0_CC0 #0/1/4 | LEU0_RX #4 I2C0_SDA #0 | PRS_CH0 #0<br>GPIO_EM4WU0 |

| QFP64 Pin# and Name |           | Pin Alternate Functionality / Description  |  |                                   |   |
|---------------------|-----------|--|--|-----------------------------------|---|
| Pin #               | Pin Name  | Analog   | Timers   | Communication                     | Other   |
| 27                  | AVDD_0    | Analog power supply 0.   |  |                                   |   |
| 28                  | PD0       | ADC0_CH0<br>DAC0_OUT0ALT #4/<br>OPAMP_OUT0ALT<br>OPAMP_OUT2 #1   | PCNT2_S0IN #0                                    | US1_TX #1                         |   |
| 29                  | PD1       | ADC0_CH1<br>DAC0_OUT1ALT #4/<br>OPAMP_OUT1ALT  | TIM0_CC0 #3<br>PCNT2_S1IN #0                     | US1_RX #1                         | DBG_SWO #2  |
| 30                  | PD2       | ADC0_CH2   | TIM0_CC1 #3                                      | USB_DMPU #0<br>US1_CLK #1         | DBG_SWO #3  |
| 31                  | PD3       | ADC0_CH3 OPAMP_N2  | TIM0_CC2 #3                                      | US1_CS #1                         | ETM_TD1 #0/2  |
| 32                  | PD4       | ADC0_CH4 OPAMP_P2  |  | LEU0_TX #0                        | ETM_TD2 #0/2  |
| 33                  | PD5       | ADC0_CH5<br>OPAMP_OUT2 #0  |  | LEU0_RX #0                        | ETM_TD3 #0/2  |
| 34                  | PD6       | ADC0_CH6 OPAMP_P1  | TIM1_CC0 #4 LE-<br>TIM0_OUT0 #0<br>PCNT0_S0IN #3 | US1_RX #2 I2C0_SDA #1             | LES_ALTEX0 #0<br>ACMP0_O #2<br>ETM_TD0 #0                 |
| 35                  | PD7       | ADC0_CH7 OPAMP_N1  | TIM1_CC1 #4 LE-<br>TIM0_OUT1 #0<br>PCNT0_S1IN #3 | US1_TX #2 I2C0_SCL #1             | CMU_CLK0 #2<br>LES_ALTEX1 #0<br>ACMP1_O #2<br>ETM_TCLK #0 |
| 36                  | PD8       | BU_VIN   |  |                                   | CMU_CLK1 #1   |
| 37                  | PC6       | ACMP0_CH6  |  | LEU1_TX #0 I2C0_SDA #2            | LES_CH6 #0<br>ETM_TCLK #2                                 |
| 38                  | PC7       | ACMP0_CH7  |  | LEU1_RX #0 I2C0_SCL #2            | LES_CH7 #0 ETM_TD0 #2                                     |
| 39                  | VDD_DREG  | Power supply for on-chip voltage regulator.  |  |                                   |   |
| 40                  | DECUPLE   | Decouple output for on-chip voltage regulator. An external capacitance of size C <sub>DECUPLE</sub> is required at this pin. |  |                                   |   |
| 41                  | PC8       | ACMP1_CH0  | TIM2_CC0 #2                                      | US0_CS #2                         | LES_CH8 #0  |
| 42                  | PC9       | ACMP1_CH1  | TIM2_CC1 #2                                      | US0_CLK #2                        | LES_CH9 #0<br>GPIO_EM4WU2                                 |
| 43                  | PC10      | ACMP1_CH2  | TIM2_CC2 #2                                      | US0_RX #2                         | LES_CH10 #0   |
| 44                  | PC11      | ACMP1_CH3  |  | US0_TX #2                         | LES_CH11 #0   |
| 45                  | USB_VREGI |  |  |                                   |   |
| 46                  | USB_VREGO |  |  |                                   |   |
| 47                  | PF10      |  |  | USB_DM                            |   |
| 48                  | PF11      |  |  | USB_DP                            |   |
| 49                  | PF0       |  | TIM0_CC0 #5 LE-<br>TIM0_OUT0 #2                  | US1_CLK #2 LEU0_TX #3 I2C0_SDA #5 | DBG_SWCLK #0/1/2/3  |
| 50                  | PF1       |  | TIM0_CC1 #5 LE-<br>TIM0_OUT1 #2                  | US1_CS #2 LEU0_RX #3 I2C0_SCL #5  | DBG_SWDIO #0/1/2/3<br>GPIO_EM4WU3                         |

| Alternate     | LOCATION |      |     |     |     |     |      |  |
|---------------|----------|------|-----|-----|-----|-----|------|--|
| Functionality | 0        | 1    | 2   | 3   | 4   | 5   | 6    | Description  |
| ETM_TD3       | PD5      |      | PD5 | PA5 |     |     |      | Embedded Trace Module ETM data 3.  |
| GPIO_EM4WU0   | PA0      |      |     |     |     |     |      | Pin can be used to wake the system up from EM4                                       |
| GPIO_EM4WU1   | PA6      |      |     |     |     |     |      | Pin can be used to wake the system up from EM4                                       |
| GPIO_EM4WU2   | PC9      |      |     |     |     |     |      | Pin can be used to wake the system up from EM4                                       |
| GPIO_EM4WU3   | PF1      |      |     |     |     |     |      | Pin can be used to wake the system up from EM4                                       |
| GPIO_EM4WU4   | PF2      |      |     |     |     |     |      | Pin can be used to wake the system up from EM4                                       |
| GPIO_EM4WU5   | PE13     |      |     |     |     |     |      | Pin can be used to wake the system up from EM4                                       |
| HFXTAL_N      | PB14     |      |     |     |     |     |      | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFXTAL_P      | PB13     |      |     |     |     |     |      | High Frequency Crystal positive pin.   |
| I2C0_SCL      | PA1      | PD7  | PC7 |     | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output.   |
| I2C0_SDA      | PA0      | PD6  | PC6 |     | PC0 | PF0 | PE12 | I2C0 Serial Data input / output.   |
| I2C1_SCL      | PC5      | PB12 |     |     |     |     |      | I2C1 Serial Clock Line input / output.   |
| I2C1_SDA      | PC4      | PB11 |     |     |     |     |      | I2C1 Serial Data input / output.   |
| LES_ALTEX0    | PD6      |      |     |     |     |     |      | LESENSE alternate exite output 0.  |
| LES_ALTEX1    | PD7      |      |     |     |     |     |      | LESENSE alternate exite output 1.  |
| LES_ALTEX2    | PA3      |      |     |     |     |     |      | LESENSE alternate exite output 2.  |
| LES_ALTEX3    | PA4      |      |     |     |     |     |      | LESENSE alternate exite output 3.  |
| LES_ALTEX4    | PA5      |      |     |     |     |     |      | LESENSE alternate exite output 4.  |
| LES_ALTEX5    | PE11     |      |     |     |     |     |      | LESENSE alternate exite output 5.  |
| LES_ALTEX6    | PE12     |      |     |     |     |     |      | LESENSE alternate exite output 6.  |
| LES_ALTEX7    | PE13     |      |     |     |     |     |      | LESENSE alternate exite output 7.  |
| LES_CH0       | PC0      |      |     |     |     |     |      | LESENSE channel 0.   |
| LES_CH1       | PC1      |      |     |     |     |     |      | LESENSE channel 1.   |
| LES_CH2       | PC2      |      |     |     |     |     |      | LESENSE channel 2.   |
| LES_CH3       | PC3      |      |     |     |     |     |      | LESENSE channel 3.   |
| LES_CH4       | PC4      |      |     |     |     |     |      | LESENSE channel 4.   |
| LES_CH5       | PC5      |      |     |     |     |     |      | LESENSE channel 5.   |
| LES_CH6       | PC6      |      |     |     |     |     |      | LESENSE channel 6.   |
| LES_CH7       | PC7      |      |     |     |     |     |      | LESENSE channel 7.   |
| LES_CH8       | PC8      |      |     |     |     |     |      | LESENSE channel 8.   |
| LES_CH9       | PC9      |      |     |     |     |     |      | LESENSE channel 9.   |
| LES_CH10      | PC10     |      |     |     |     |     |      | LESENSE channel 10.  |
| LES_CH11      | PC11     |      |     |     |     |     |      | LESENSE channel 11.  |
| LES_CH12      | PC12     |      |     |     |     |     |      | LESENSE channel 12.  |
| LES_CH13      | PC13     |      |     |     |     |     |      | LESENSE channel 13.  |

### 5.11.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

**Note:** Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

**Table 5.32. Alternate functionality overview**

| Alternate | LOCATION |     |     |   |   |   |   | Description   |
|-----------|----------|-----|-----|---|---|---|---|---|
|           | 0        | 1   | 2   | 3 | 4 | 5 | 6 |   |
| ACMP0_CH0 | PC0      |     |     |   |   |   |   | Analog comparator ACMP0, channel 0.                       |
| ACMP0_CH1 | PC1      |     |     |   |   |   |   | Analog comparator ACMP0, channel 1.                       |
| ACMP0_CH2 | PC2      |     |     |   |   |   |   | Analog comparator ACMP0, channel 2.                       |
| ACMP0_CH3 | PC3      |     |     |   |   |   |   | Analog comparator ACMP0, channel 3.                       |
| ACMP0_CH4 | PC4      |     |     |   |   |   |   | Analog comparator ACMP0, channel 4.                       |
| ACMP0_CH5 | PC5      |     |     |   |   |   |   | Analog comparator ACMP0, channel 5.                       |
| ACMP0_CH6 | PC6      |     |     |   |   |   |   | Analog comparator ACMP0, channel 6.                       |
| ACMP0_CH7 | PC7      |     |     |   |   |   |   | Analog comparator ACMP0, channel 7.                       |
| ACMP0_O   | PE13     | PE2 | PD6 |   |   |   |   | Analog comparator ACMP0, digital output.                  |
| ACMP1_CH0 | PC8      |     |     |   |   |   |   | Analog comparator ACMP1, channel 0.                       |
| ACMP1_CH1 | PC9      |     |     |   |   |   |   | Analog comparator ACMP1, channel 1.                       |
| ACMP1_CH2 | PC10     |     |     |   |   |   |   | Analog comparator ACMP1, channel 2.                       |
| ACMP1_CH3 | PC11     |     |     |   |   |   |   | Analog comparator ACMP1, channel 3.                       |
| ACMP1_CH4 | PC12     |     |     |   |   |   |   | Analog comparator ACMP1, channel 4.                       |
| ACMP1_CH5 | PC13     |     |     |   |   |   |   | Analog comparator ACMP1, channel 5.                       |
| ACMP1_CH6 | PC14     |     |     |   |   |   |   | Analog comparator ACMP1, channel 6.                       |
| ACMP1_CH7 | PC15     |     |     |   |   |   |   | Analog comparator ACMP1, channel 7.                       |
| ACMP1_O   | PF2      | PE3 | PD7 |   |   |   |   | Analog comparator ACMP1, digital output.                  |
| ADC0_CH0  | PD0      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 0. |
| ADC0_CH1  | PD1      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2  | PD2      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3  | PD3      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4  | PD4      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5  | PD5      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6  | PD6      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 6. |

| QFN64 Pin# and Name |          | Pin Alternate Functionality / Description   |  |                            |                             |
|---------------------|----------|---|--|----------------------------|-----------------------------|
| Pin #               | Pin Name | Analog  | Timers   | Communication              | Other                       |
| 2                   | PA1      | LCD_SEG14   | TIM0_CC1 #0/1                                      | I2C0_SCL #0                | CMU_CLK1 #0<br>PRS_CH1 #0   |
| 3                   | PA2      | LCD_SEG15   | TIM0_CC2 #0/1                                      |                            | CMU_CLK0 #0<br>ETM_TD0 #3   |
| 4                   | PA3      | LCD_SEG16   | TIM0_CDTI0 #0                                      |                            | LES_ALTEX2 #0<br>ETM_TD1 #3 |
| 5                   | PA4      | LCD_SEG17   | TIM0_CDTI1 #0                                      |                            | LES_ALTEX3 #0<br>ETM_TD2 #3 |
| 6                   | PA5      | LCD_SEG18   | TIM0_CDTI2 #0                                      | LEU1_TX #1                 | LES_ALTEX4 #0<br>ETM_TD3 #3 |
| 7                   | PA6      | LCD_SEG19   |  | LEU1_RX #1                 | ETM_TCLK #3<br>GPIO_EM4WU1  |
| 8                   | IOVDD_0  | Digital IO power supply 0.  |  |                            |                             |
| 9                   | PB3      | LCD_SEG20/<br>LCD_COM4  | PCNT1_S0IN #1                                      | US2_TX #1                  |                             |
| 10                  | PB4      | LCD_SEG21/<br>LCD_COM5  | PCNT1_S1IN #1                                      | US2_RX #1                  |                             |
| 11                  | PB5      | LCD_SEG22/<br>LCD_COM6  |  | US2_CLK #1                 |                             |
| 12                  | PB6      | LCD_SEG23/<br>LCD_COM7  |  | US2_CS #1                  |                             |
| 13                  | PC4      | ACMPO_CH4<br>OPAMP_P0   | TIM0_CDTI2 #4 LE-<br>TIM0_OUT0 #3<br>PCNT1_S0IN #0 | US2_CLK #0 I2C1_SDA<br>#0  | LES_CH4 #0                  |
| 14                  | PC5      | ACMPO_CH5<br>OPAMP_N0   | LETIM0_OUT1 #3<br>PCNT1_S1IN #0                    | US2_CS #0 I2C1_SCL<br>#0   | LES_CH5 #0                  |
| 15                  | PB7      | LFXTAL_P  | TIM1_CC0 #3  | US0_TX #4 US1_CLK<br>#0    |                             |
| 16                  | PB8      | LFXTAL_N  | TIM1_CC1 #3  | US0_RX #4 US1_CS #0        |                             |
| 17                  | PA12     | LCD_BCAP_P  | TIM2_CC0 #1  |                            |                             |
| 18                  | PA13     | LCD_BCAP_N  | TIM2_CC1 #1  |                            |                             |
| 19                  | PA14     | LCD_BEXT  | TIM2_CC2 #1  |                            |                             |
| 20                  | RESETn   | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |                            |                             |
| 21                  | PB11     | DAC0_OUT0 /<br>OPAMP_OUT0   | TIM1_CC2 #3 LE-<br>TIM0_OUT0 #1                    | I2C1_SDA #1                |                             |
| 22                  | PB12     | DAC0_OUT1 /<br>OPAMP_OUT1   | LETIM0_OUT1 #1                                     | I2C1_SCL #1                |                             |
| 23                  | AVDD_1   | Analog power supply 1.  |  |                            |                             |
| 24                  | PB13     | HFXTAL_P  |  | US0_CLK #4/5<br>LEU0_TX #1 |                             |
| 25                  | PB14     | HFXTAL_N  |  | US0_CS #4/5 LEU0_RX<br>#1  |                             |
| 26                  | IOVDD_3  | Digital IO power supply 3.  |  |                            |                             |

| Alternate     | LOCATION |      |      |   |   |   |   |  |
|---------------|----------|------|------|---|---|---|---|--|
| Functionality | 0        | 1    | 2    | 3 | 4 | 5 | 6 | Description  |
| EBI_A04       | PB10     | PB10 | PB10 |   |   |   |   | External Bus Interface (EBI) address output pin 04.                  |
| EBI_A05       | PC6      | PC6  | PC6  |   |   |   |   | External Bus Interface (EBI) address output pin 05.                  |
| EBI_A06       | PC7      | PC7  | PC7  |   |   |   |   | External Bus Interface (EBI) address output pin 06.                  |
| EBI_A07       | PE0      | PE0  | PE0  |   |   |   |   | External Bus Interface (EBI) address output pin 07.                  |
| EBI_A08       | PE1      | PE1  | PE1  |   |   |   |   | External Bus Interface (EBI) address output pin 08.                  |
| EBI_A09       | PE2      | PC9  | PC9  |   |   |   |   | External Bus Interface (EBI) address output pin 09.                  |
| EBI_A10       | PE3      | PC10 | PC10 |   |   |   |   | External Bus Interface (EBI) address output pin 10.                  |
| EBI_A11       | PE4      | PE4  | PE4  |   |   |   |   | External Bus Interface (EBI) address output pin 11.                  |
| EBI_A12       | PE5      | PE5  | PE5  |   |   |   |   | External Bus Interface (EBI) address output pin 12.                  |
| EBI_A13       | PE6      | PE6  | PE6  |   |   |   |   | External Bus Interface (EBI) address output pin 13.                  |
| EBI_A14       | PE7      | PE7  | PE7  |   |   |   |   | External Bus Interface (EBI) address output pin 14.                  |
| EBI_A15       | PC8      | PC8  | PC8  |   |   |   |   | External Bus Interface (EBI) address output pin 15.                  |
| EBI_A16       | PB0      | PB0  | PB0  |   |   |   |   | External Bus Interface (EBI) address output pin 16.                  |
| EBI_A17       | PB1      | PB1  | PB1  |   |   |   |   | External Bus Interface (EBI) address output pin 17.                  |
| EBI_A18       | PB2      | PB2  | PB2  |   |   |   |   | External Bus Interface (EBI) address output pin 18.                  |
| EBI_A19       | PB3      | PB3  | PB3  |   |   |   |   | External Bus Interface (EBI) address output pin 19.                  |
| EBI_A20       | PB4      | PB4  | PB4  |   |   |   |   | External Bus Interface (EBI) address output pin 20.                  |
| EBI_A21       | PB5      | PB5  | PB5  |   |   |   |   | External Bus Interface (EBI) address output pin 21.                  |
| EBI_A22       | PB6      | PB6  | PB6  |   |   |   |   | External Bus Interface (EBI) address output pin 22.                  |
| EBI_A23       | PC0      | PC0  | PC0  |   |   |   |   | External Bus Interface (EBI) address output pin 23.                  |
| EBI_A24       | PC1      | PC1  | PC1  |   |   |   |   | External Bus Interface (EBI) address output pin 24.                  |
| EBI_A25       | PC2      | PC2  | PC2  |   |   |   |   | External Bus Interface (EBI) address output pin 25.                  |
| EBI_A26       | PC4      | PC4  | PC4  |   |   |   |   | External Bus Interface (EBI) address output pin 26.                  |
| EBI_A27       | PD2      | PD2  | PD2  |   |   |   |   | External Bus Interface (EBI) address output pin 27.                  |
| EBI_AD00      | PE8      | PE8  | PE8  |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01      | PE9      | PE9  | PE9  |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02      | PE10     | PE10 | PE10 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03      | PE11     | PE11 | PE11 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04      | PE12     | PE12 | PE12 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05      | PE13     | PE13 | PE13 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06      | PE14     | PE14 | PE14 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 06. |

| BGA112 Pin# and Name |          | Pin Alternate Functionality / Description   |                    |  |                                       |   |
|----------------------|----------|---|--------------------|--|---------------------------------------|---|
| Pin #                | Pin Name | Analog  | EBI                | Timers   | Communication                         | Other   |
| H11                  | PD7      | ADC0_CH7<br>OPAMP_N1  |                    | TIM1_CC1 #4 LE-<br>TIM0_OUT1 #0<br>PCNT0_S1IN #3   | US1_TX #2<br>I2C0_SCL #1              | CMU_CLK0 #2<br>LES_ALTEX1 #0<br>ACMP1_O #2<br>ETM_TCLK #0 |
| J1                   | PC1      | ACMP0_CH1<br>DAC0_OUT0ALT #1/<br>OPAMP_OUT0ALT  | EBI_A24 #0/1/2     | TIM0_CC2 #4<br>PCNT0_S1IN #2                       | US0_RX #5<br>US1_RX #0<br>I2C0_SCL #4 | LES_CH1 #0<br>PRS_CH3 #0                                  |
| J2                   | PC3      | ACMP0_CH3<br>DAC0_OUT0ALT #3/<br>OPAMP_OUT0ALT  | EBI_NANDREN #0/1/2 | TIM0_CDTI1 #4                                      | US2_RX #0                             | LES_CH3 #0  |
| J3                   | PD15     |   |                    |  | I2C0_SCL #3                           |   |
| J4                   | PA12     | LCD_BCAP_P  | EBI_A00 #0/1/2     | TIM2_CC0 #1  |                                       |   |
| J5                   | PA9      | LCD_SEG37   | EBI_DTN #0/1/2     | TIM2_CC1 #0  |                                       |   |
| J6                   | PA10     | LCD_SEG38   | EBI_VSNC #0/1/2    | TIM2_CC2 #0  |                                       |   |
| J7                   | PB9      |   | EBI_A03 #0/1/2     |  | U1_TX #2                              |   |
| J8                   | PB10     |   | EBI_A04 #0/1/2     |  | U1_RX #2                              |   |
| J9                   | PD2      | ADC0_CH2  | EBI_A27 #0/1/2     | TIM0_CC1 #3  | US1_CLK #1                            | DBG_SWO #3  |
| J10                  | PD3      | ADC0_CH3<br>OPAMP_N2  |                    | TIM0_CC2 #3  | US1_CS #1                             | ETM_TD1 #0/2  |
| J11                  | PD4      | ADC0_CH4<br>OPAMP_P2  |                    |  | LEU0_TX #0                            | ETM_TD2 #0/2  |
| K1                   | PB7      | LFXTAL_P  |                    | TIM1_CC0 #3  | US0_TX #4<br>US1_CLK #0               |   |
| K2                   | PC4      | ACMP0_CH4<br>OPAMP_P0   | EBI_A26 #0/1/2     | TIM0_CDTI2 #4 LE-<br>TIM0_OUT0 #3<br>PCNT1_S0IN #0 | US2_CLK #0<br>I2C1_SDA #0             | LES_CH4 #0  |
| K3                   | PA13     | LCD_BCAP_N  | EBI_A01 #0/1/2     | TIM2_CC1 #1  |                                       |   |
| K4                   | VSS      | Ground.   |                    |  |                                       |   |
| K5                   | PA11     | LCD_SEG39   | EBI_HSNC #0/1/2    |  |                                       |   |
| K6                   | RESETn   | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |                    |  |                                       |   |
| K7                   | AVSS_1   | Analog ground 1.  |                    |  |                                       |   |
| K8                   | AVDD_2   | Analog power supply 2.  |                    |  |                                       |   |
| K9                   | AVDD_1   | Analog power supply 1.  |                    |  |                                       |   |
| K10                  | AVSS_0   | Analog ground 0.  |                    |  |                                       |   |
| K11                  | PD1      | ADC0_CH1<br>DAC0_OUT1ALT #4/<br>OPAMP_OUT1ALT   |                    | TIM0_CC0 #3<br>PCNT2_S1IN #0                       | US1_RX #1                             | DBG_SWO #2  |
| L1                   | PB8      | LFXTAL_N  |                    | TIM1_CC1 #3  | US0_RX #4<br>US1_CS #0                |   |

| Alternate     | LOCATION |      |      |     |   |   |   |  |
|---------------|----------|------|------|-----|---|---|---|--|
| Functionality | 0        | 1    | 2    | 3   | 4 | 5 | 6 | Description  |
| EBI_AD09      | PA0      | PA0  | PA0  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 09. |
| EBI_AD10      | PA1      | PA1  | PA1  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11      | PA2      | PA2  | PA2  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12      | PA3      | PA3  | PA3  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13      | PA4      | PA4  | PA4  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14      | PA5      | PA5  | PA5  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15      | PA6      | PA6  | PA6  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE       | PF3      | PC11 | PC11 |     |   |   |   | External Bus Interface (EBI) Address Latch Enable output.            |
| EBI_ARDY      | PF2      | PF2  | PF2  |     |   |   |   | External Bus Interface (EBI) Hardware Ready Control input.           |
| EBI_BL0       | PF6      | PF6  | PF6  |     |   |   |   | External Bus Interface (EBI) Byte Lane/Enable pin 0.                 |
| EBI_BL1       | PF7      | PF7  | PF7  |     |   |   |   | External Bus Interface (EBI) Byte Lane/Enable pin 1.                 |
| EBI_CS0       | PD9      | PD9  | PD9  |     |   |   |   | External Bus Interface (EBI) Chip Select output 0.                   |
| EBI_CS1       | PD10     | PD10 | PD10 |     |   |   |   | External Bus Interface (EBI) Chip Select output 1.                   |
| EBI_CS2       | PD11     | PD11 | PD11 |     |   |   |   | External Bus Interface (EBI) Chip Select output 2.                   |
| EBI_CS3       | PD12     | PD12 | PD12 |     |   |   |   | External Bus Interface (EBI) Chip Select output 3.                   |
| EBI_CSTFT     | PA7      | PA7  | PA7  |     |   |   |   | External Bus Interface (EBI) Chip Select output TFT.                 |
| EBI_DCLK      | PA8      | PA8  | PA8  |     |   |   |   | External Bus Interface (EBI) TFT Dot Clock pin.                      |
| EBI_DTEN      | PA9      | PA9  | PA9  |     |   |   |   | External Bus Interface (EBI) TFT Data Enable pin.                    |
| EBI_HSNC      | PA11     | PA11 | PA11 |     |   |   |   | External Bus Interface (EBI) TFT Horizontal Synchronization pin.     |
| EBI_NANDREn   | PC3      | PC3  | PC3  |     |   |   |   | External Bus Interface (EBI) NAND Read Enable output.                |
| EBI_NANDWEn   | PC5      | PC5  | PC5  |     |   |   |   | External Bus Interface (EBI) NAND Write Enable output.               |
| EBI_REn       | PF5      | PF9  | PF5  |     |   |   |   | External Bus Interface (EBI) Read Enable output.                     |
| EBI_VSNC      | PA10     | PA10 | PA10 |     |   |   |   | External Bus Interface (EBI) TFT Vertical Synchronization pin.       |
| EBI_WEn       | PF4      | PF8  | PF4  |     |   |   |   | External Bus Interface (EBI) Write Enable output.                    |
| ETM_TCLK      | PD7      | PF8  | PC6  | PA6 |   |   |   | Embedded Trace Module ETM clock .                                    |
| ETM_TD0       | PD6      | PF9  | PC7  | PA2 |   |   |   | Embedded Trace Module ETM data 0.                                    |
| ETM_TD1       | PD3      | PD13 | PD3  | PA3 |   |   |   | Embedded Trace Module ETM data 1.                                    |

| QFN64 Pin# and Name |          | Pin Alternate Functionality / Description   |  |                            |                             |
|---------------------|----------|---|--|----------------------------|-----------------------------|
| Pin #               | Pin Name | Analog  | Timers   | Communication              | Other                       |
| 2                   | PA1      | LCD_SEG14   | TIM0_CC1 #0/1                                      | I2C0_SCL #0                | CMU_CLK1 #0<br>PRS_CH1 #0   |
| 3                   | PA2      | LCD_SEG15   | TIM0_CC2 #0/1                                      |                            | CMU_CLK0 #0<br>ETM_TD0 #3   |
| 4                   | PA3      | LCD_SEG16   | TIM0_CDTI0 #0                                      |                            | LES_ALTEX2 #0<br>ETM_TD1 #3 |
| 5                   | PA4      | LCD_SEG17   | TIM0_CDTI1 #0                                      |                            | LES_ALTEX3 #0<br>ETM_TD2 #3 |
| 6                   | PA5      | LCD_SEG18   | TIM0_CDTI2 #0                                      | LEU1_TX #1                 | LES_ALTEX4 #0<br>ETM_TD3 #3 |
| 7                   | PA6      | LCD_SEG19   |  | LEU1_RX #1                 | ETM_TCLK #3<br>GPIO_EM4WU1  |
| 8                   | IOVDD_0  | Digital IO power supply 0.  |  |                            |                             |
| 9                   | PB3      | LCD_SEG20/<br>LCD_COM4  | PCNT1_S0IN #1                                      | US2_TX #1                  |                             |
| 10                  | PB4      | LCD_SEG21/<br>LCD_COM5  | PCNT1_S1IN #1                                      | US2_RX #1                  |                             |
| 11                  | PB5      | LCD_SEG22/<br>LCD_COM6  |  | US2_CLK #1                 |                             |
| 12                  | PB6      | LCD_SEG23/<br>LCD_COM7  |  | US2_CS #1                  |                             |
| 13                  | PC4      | ACMPO_CH4<br>OPAMP_P0   | TIM0_CDTI2 #4 LE-<br>TIM0_OUT0 #3<br>PCNT1_S0IN #0 | US2_CLK #0 I2C1_SDA<br>#0  | LES_CH4 #0                  |
| 14                  | PC5      | ACMPO_CH5<br>OPAMP_N0   | LETIM0_OUT1 #3<br>PCNT1_S1IN #0                    | US2_CS #0 I2C1_SCL<br>#0   | LES_CH5 #0                  |
| 15                  | PB7      | LFXTAL_P  | TIM1_CC0 #3  | US0_TX #4 US1_CLK<br>#0    |                             |
| 16                  | PB8      | LFXTAL_N  | TIM1_CC1 #3  | US0_RX #4 US1_CS #0        |                             |
| 17                  | PA12     | LCD_BCAP_P  | TIM2_CC0 #1  |                            |                             |
| 18                  | PA13     | LCD_BCAP_N  | TIM2_CC1 #1  |                            |                             |
| 19                  | PA14     | LCD_BEXT  | TIM2_CC2 #1  |                            |                             |
| 20                  | RESETn   | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |  |                            |                             |
| 21                  | PB11     | DAC0_OUT0 /<br>OPAMP_OUT0   | TIM1_CC2 #3 LE-<br>TIM0_OUT0 #1                    | I2C1_SDA #1                |                             |
| 22                  | PB12     | DAC0_OUT1 /<br>OPAMP_OUT1   | LETIM0_OUT1 #1                                     | I2C1_SCL #1                |                             |
| 23                  | AVDD_1   | Analog power supply 1.  |  |                            |                             |
| 24                  | PB13     | HFXTAL_P  |  | US0_CLK #4/5<br>LEU0_TX #1 |                             |
| 25                  | PB14     | HFXTAL_N  |  | US0_CS #4/5 LEU0_RX<br>#1  |                             |
| 26                  | IOVDD_3  | Digital IO power supply 3.  |  |                            |                             |

### 5.18.3 GPIO Pinout Overview


The specific GPIO pins available in EFM32LG940 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

**Table 5.54. GPIO Pinout**

| Port   | Pin 15 | Pin 14 | Pin 13 | Pin 12 | Pin 11 | Pin 10 | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
|--------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| Port A | PA15   | PA14   | PA13   | PA12   | —      | —      | —     | —     | —     | PA6   | PA5   | PA4   | PA3   | PA2   | PA1   | PA0   |
| Port B | —      | PB14   | PB13   | PB12   | PB11   | —      | —     | PB8   | PB7   | PB6   | PB5   | PB4   | PB3   | —     | —     | —     |
| Port C | —      | —      | —      | —      | —      | —      | —     | —     | PC7   | PC6   | PC5   | PC4   | —     | —     | —     | —     |
| Port D | —      | —      | —      | —      | —      | —      | —     | PD8   | PD7   | PD6   | PD5   | PD4   | PD3   | PD2   | PD1   | PD0   |
| Port E | PE15   | PE14   | PE13   | PE12   | PE11   | PE10   | PE9   | PE8   | PE7   | PE6   | PE5   | PE4   | —     | —     | —     | —     |
| Port F | —      | —      | —      | PF12   | PF11   | PF10   | —     | —     | —     | —     | PF5   | —     | —     | PF2   | PF1   | PF0   |

### 5.18.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32LG940 is shown in the following figure.

**Figure 5.36. Opamp Pinout**

| Alternate     |           | LOCATION |   |   |   |   |   |   | Description  |  |  |  |  |  |  |
|---------------|-----------|----------|---|---|---|---|---|---|--|--|--|--|--|--|--|
| Functionality |           | 0        | 1 | 2 | 3 | 4 | 5 | 6 | Description  |  |  |  |  |  |  |
| USB_DP        | PF11      |          |   |   |   |   |   |   | USB D+ pin.  |  |  |  |  |  |  |
| USB_ID        | PF12      |          |   |   |   |   |   |   | USB ID pin. Used in OTG mode.  |  |  |  |  |  |  |
| USB_VBUS      | USB_VBUS  |          |   |   |   |   |   |   | USB 5 V VBUS input.  |  |  |  |  |  |  |
| USB_VBUSEN    | PF5       |          |   |   |   |   |   |   | USB 5 V VBUS enable.   |  |  |  |  |  |  |
| USB_VREGI     | USB_VREGI |          |   |   |   |   |   |   | USB Input to internal 3.3 V regulator                                |  |  |  |  |  |  |
| USB_VREGO     | USB_VREGO |          |   |   |   |   |   |   | USB Decoupling for internal 3.3 V USB regulator and regulator output |  |  |  |  |  |  |

### 5.20.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32LG980 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Table 5.60. GPIO Pinout

| Port   | Pin 15 | Pin 14 | Pin 13 | Pin 12 | Pin 11 | Pin 10 | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
|--------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| Port A | PA15   | PA14   | PA13   | PA12   | PA11   | PA10   | PA9   | PA8   | PA7   | PA6   | PA5   | PA4   | PA3   | PA2   | PA1   | PA0   |
| Port B | —      | PB14   | PB13   | PB12   | PB11   | PB10   | PB9   | PB8   | PB7   | PB6   | PB5   | PB4   | PB3   | PB2   | PB1   | PB0   |
| Port C | —      | —      | —      | —      | PC11   | PC10   | PC9   | PC8   | PC7   | PC6   | PC5   | PC4   | PC3   | PC2   | PC1   | PC0   |
| Port D | —      | —      | —      | PD12   | PD11   | PD10   | PD9   | PD8   | PD7   | PD6   | PD5   | PD4   | PD3   | PD2   | PD1   | PD0   |
| Port E | PE15   | PE14   | PE13   | PE12   | PE11   | PE10   | PE9   | PE8   | PE7   | PE6   | PE5   | PE4   | PE3   | PE2   | PE1   | PE0   |
| Port F | —      | —      | —      | PF12   | PF11   | PF10   | PF9   | PF8   | PF7   | PF6   | PF5   | —     | —     | PF2   | PF1   | PF0   |

### 5.20.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32LG980 is shown in the following figure.





Figure 5.40. Opamp Pinout


## 9.2 LQFP100 PCB Layout



**Figure 9.2. LQFP100 PCB Land Pattern**

**Table 9.2. LQFP100 PCB Land Pattern Dimensions (Dimensions in mm)**

| Symbol | Dim. (mm) | Symbol | Pin Number | Symbol | Pin Number |
|--------|-----------|--------|------------|--------|------------|
| a      | 1.45      | P1     | 1          | P6     | 75         |
| b      | 0.30      | P2     | 25         | P7     | 76         |
| c      | 0.50      | P3     | 26         | P8     | 100        |
| d      | 15.40     | P4     | 50         |        |            |
| e      | 15.40     | P5     | 51         |        |            |



**Figure 9.3. LQFP100 PCB Solder Mask**

**Table 9.3. LQFP100 PCB Solder Mask Dimensions (Dimensions in mm)**

| Symbol | Dim. (mm) |
|--------|-----------|
| a      | 1.57      |
| b      | 0.42      |

#### 14.7 Revision 1.10

June 28th, 2013

This revision applies the following devices:

- EFM32LG230
- EFM32LG232
- EFM32LG280
- EFM32LG290
- EFM32LG295
- EFM32LG330
- EFM32LG332
- EFM32LG380
- EFM32LG390
- EFM32LG395
- EFM32LG840
- EFM32LG842
- EFM32LG880
- EFM32LG890
- EFM32LG895
- EFM32LG940
- EFM32LG942
- EFM32LG980
- EFM32LG990
- EFM32LG995

Updated power requirements in the Power Management section.

For BGA packages, updated PCB Land Pattern, PCB Solder Mask and PCB Stencil Design figures.

Removed minimum load capacitance figure and table. Added reference to application note.

Other minor corrections.

This revision applies the following devices:

- EFM32LG900

December 12th, 2014

Added recommendation to use gold bond wire.