

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Discontinued at Digi-Key  |
| Core Processor             | ARM® Cortex®-M3   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 48MHz   |
| Connectivity               | EBI/EMI, I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT  |
| Number of I/O              | 93  |
| Program Memory Size        | 64KB (64K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 32K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V  |
| Data Converters            | A/D 8x12b; D/A 2x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 120-VFBGA   |
| Supplier Device Package    | 120-BGA (7x7)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32lg295f64g-e-bga120r">https://www.e-xfl.com/product-detail/silicon-labs/efm32lg295f64g-e-bga120r</a> |

## 1. Feature List

- ARM Cortex-M3 CPU platform
  - High Performance 32-bit processor @ up to 48 MHz
  - Memory Protection Unit
  - Wake-up Interrupt Controller
  - SysTick System Timer
- Flexible Energy Management System
  - 20 nA @ 3 V Shutoff Mode
  - 0.4  $\mu$ A @ 3 V Shutoff Mode with RTC
  - 0.65  $\mu$ A @ 3 V Stop Mode, including Power-on Reset, Brown-out Detector, RAM and CPU retention
  - 0.95  $\mu$ A @ 3 V Deep Sleep Mode, including RTC with 32.768 kHz oscillator, Power-on Reset, Brown-out Detector, RAM and CPU retention
  - 63  $\mu$ A/MHz @ 3 V Sleep Mode
  - 211  $\mu$ A/MHz @ 3 V Run Mode, with code executed from flash
- 256/128/64 kB Flash
- 32 kB RAM
- Up to 93 General Purpose I/O pins
  - Configurable push-pull, open-drain, pull-up/down, input filter, drive strength
  - Configurable peripheral I/O locations
  - 16 asynchronous external interrupts
  - Output state retention and wake-up from Shutoff Mode
- 12 Channel DMA Controller
- 12 Channel Peripheral Reflex System (PRS) for autonomous inter-peripheral signaling
- Hardware AES with 128/256-bit keys in 54/75 cycles
- Timers/Counters
  - 4 $\times$  16-bit Timer/Counter
    - 4 $\times$ 3 Compare/Capture/PWM channels
    - Dead-Time Insertion on TIMER0
  - 16-bit Low Energy Timer
  - 1 $\times$  24-bit Real-Time Counter and 1 $\times$  32-bit Real-Time Counter
  - 3 $\times$  16/8-bit Pulse Counter
  - Watchdog Timer with dedicated RC oscillator @ 50 nA
- Integrated LCD Controller for up to 8 $\times$ 36 segments
  - Voltage boost, adjustable contrast and autonomous animation
- Backup Power Domain
  - RTC and retention registers in a separate power domain, available in all energy modes
  - Operation from backup battery when main power drains out
- External Bus Interface for up to 4 $\times$ 256 MB of external memory mapped space
  - TFT Controller with Direct Drive
- Communication interfaces
  - Up to 3 $\times$  Universal Synchronous/Asynchronous Receiver/Transmitter
    - UART/SPI/SmartCard (ISO 7816)/IrDA/I2S
  - 2 $\times$  Universal Asynchronous Receiver/Transmitter
  - 2 $\times$  Low Energy UART
    - Autonomous operation with DMA in Deep Sleep Mode
  - 2 $\times$  I<sup>2</sup>C Interface with SMBus support
    - Address recognition in Stop Mode
  - Universal Serial Bus (USB) with Host & OTG support
    - Fully USB 2.0 compliant
    - On-chip PHY and embedded 5V to 3.3V regulator
- Ultra low power precision analog peripherals
  - 12-bit 1 Msamples/s Analog to Digital Converter

### 3.2.9 EFM32LG380

The features of the EFM32LG380 is a subset of the feature set described in the EFM32LG Reference Manual. The following table describes device specific implementation of the features.

**Table 3.9. EFM32LG380 Configuration Summary**

| Module    | Configuration                             | Pin Connections   |
|-----------|---|---|
| Cortex-M3 | Full configuration                        | NA  |
| DBG       | Full configuration                        | DBG_SWCLK, DBG_SWDIO, DBG_SWO   |
| MSC       | Full configuration                        | NA  |
| DMA       | Full configuration                        | NA  |
| RMU       | Full configuration                        | NA  |
| EMU       | Full configuration                        | NA  |
| CMU       | Full configuration                        | CMU_OUT0, CMU_OUT1  |
| WDOG      | Full configuration                        | NA  |
| PRS       | Full configuration                        | NA  |
| USB       | Full configuration                        | USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID  |
| EBI       | Full configuration                        | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNCR, EBI_NANDREN, EBI_NANDWEN, EBI_REN, EBI_VSNCR, EBI_WEN |
| I2C0      | Full configuration                        | I2C0_SDA, I2C0_SCL  |
| I2C1      | Full configuration                        | I2C1_SDA, I2C1_SCL  |
| USART0    | Full configuration with IrDA              | US0_TX, US0_RX, US0_CLK, US0_CS   |
| USART1    | Full configuration with I2S               | US1_TX, US1_RX, US1_CLK, US1_CS   |
| USART2    | Full configuration with I2S               | US2_TX, US2_RX, US2_CLK, US2_CS   |
| UART0     | Full configuration                        | U0_TX, U0_RX  |
| UART1     | Full configuration                        | U1_TX, U1_RX  |
| LEUART0   | Full configuration                        | LEU0_TX, LEU0_RX  |
| LEUART1   | Full configuration                        | LEU1_TX, LEU1_RX  |
| TIMER0    | Full configuration with DTI               | TIM0_CC[2:0], TIM0_CDTI[2:0]  |
| TIMER1    | Full configuration                        | TIM1_CC[2:0]  |
| TIMER2    | Full configuration                        | TIM2_CC[2:0]  |
| TIMER3    | Full configuration                        | TIM3_CC[2:0]  |
| RTC       | Full configuration                        | NA  |
| BURTC     | Full configuration                        | NA  |
| LETIMER0  | Full configuration                        | LET0_O[1:0]   |
| PCNT0     | Full configuration, 16-bit count register | PCNT0_S[1:0]  |
| PCNT1     | Full configuration, 8-bit count register  | PCNT1_S[1:0]  |
| PCNT2     | Full configuration, 8-bit count register  | PCNT2_S[1:0]  |
| ACMP0     | Full configuration                        | ACMP0_CH[7:0], ACMP0_O  |

| Module | Configuration      | Pin Connections  |
|--------|--------------------|--|
| VCMP   | Full configuration | NA   |
| ADC0   | Full configuration | ADC0_CH[7:0]   |
| DAC0   | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT                                    |
| OPAMP  | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, OPAMP_Nx |
| AES    | Full configuration | NA   |
| GPIO   | 93 pins            | Available pins are shown in <a href="#">Table 4.3 (p. 70)</a>  |
| LCD    | Full configuration | LCD_SEG[35:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, LCD_BEXT  |




Figure 4.26. ADC Integral Linearity Error vs Code, VDD = 3 V, Temp = 25 °C

#### 4.14 Voltage Comparator (VCMP)

Table 4.18. VCMP

| Parameter   | Symbol                      | Test Condition   | Min   | Typ              | Max              | Unit |
|---|-----------------------------|--|-------|------------------|------------------|------|
| Input voltage range   | V <sub>VCMPIN</sub>         |  | —     | V <sub>DD</sub>  | —                | V    |
| VCMP Common Mode voltage range  | V <sub>VCMPCM</sub>         |  | —     | V <sub>DD</sub>  | —                | V    |
| Active current  | I <sub>VCMP</sub>           | BIASPROG=0b0000 and HALF-BIAS=1 in VCMPn_CTRL register           | —     | 0.3 <sup>1</sup> | 0.6 <sup>1</sup> | μA   |
|   |                             | BIASPROG=0b1111 and HALF-BIAS=0 in VCMPn_CTRL register. LPREF=0. | —     | 22 <sup>1</sup>  | 35 <sup>1</sup>  | μA   |
| Startup time reference generator  | t <sub>VCMPREF</sub>        | NORMAL   | —     | 10               | —                | μs   |
| Offset voltage  | V <sub>VCMPOFFSET</sub>     | Single ended   | —     | 10               | —                | mV   |
|   |                             | Differential   | —     | 10               | —                | mV   |
| Negative hysteresis   | V <sub>VCMPHYST_N</sub>     | BIASPROG=0b0000, HALF-BIAS=1, LPREF=1                            | -46.6 | -15.6            | 11.4             | mV   |
| Positive hysteresis   | V <sub>VCMPHYST_P</sub>     | BIASPROG=0b0000, HALF-BIAS=1, LPREF=1                            | -7.5  | 23.4             | 46.6             | mV   |
| Hysteresis delta  | V <sub>VCMPHYST_DELTA</sub> | BIASPROG=0b0000, HALF-BIAS=1, LPREF=1                            | 4.2   | 35.2             | 70.0             | mV   |
| Startup time  | t <sub>VCMPSTART</sub>      |  | —     | —                | 10               | μs   |
| Negative response time  | t <sub>RESPONSE_N</sub>     | BIASPROG=0b0000, HALF-BIAS=1, LPREF=1, HYS-TSEL=0                | —     | 372.3            | —                | μs   |
| Positive response time  | t <sub>RESPONSE_P</sub>     | BIASPROG=0b0000, HALF-BIAS=1, LPREF=1, HYS-TSEL=0                | —     | 865.7            | —                | μs   |
| <b>Note:</b><br>1. Includes required contribution from the voltage reference. |                             |  |       |                  |                  |      |

The V<sub>DD</sub> trigger level can be configured by setting the TRIGLEVEL field of the VCMP\_CTRL register in accordance with the following equation:

$$V_{DD} \text{ Trigger Level} = 1.667V + 0.034 \times \text{TRIGLEVEL}$$

| Alternate     | LOCATION |      |     |      |     |     |      |  |
|---------------|----------|------|-----|------|-----|-----|------|--|
| Functionality | 0        | 1    | 2   | 3    | 4   | 5   | 6    | Description  |
| ETM_TD2       | PD4      | PB15 | PD4 | PA4  |     |     |      | Embedded Trace Module ETM data 2.  |
| ETM_TD3       | PD5      | PF3  | PD5 | PA5  |     |     |      | Embedded Trace Module ETM data 3.  |
| GPIO_EM4WU0   | PA0      |      |     |      |     |     |      | Pin can be used to wake the system up from EM4                                       |
| GPIO_EM4WU1   | PA6      |      |     |      |     |     |      | Pin can be used to wake the system up from EM4                                       |
| GPIO_EM4WU2   | PC9      |      |     |      |     |     |      | Pin can be used to wake the system up from EM4                                       |
| GPIO_EM4WU3   | PF1      |      |     |      |     |     |      | Pin can be used to wake the system up from EM4                                       |
| GPIO_EM4WU4   | PF2      |      |     |      |     |     |      | Pin can be used to wake the system up from EM4                                       |
| GPIO_EM4WU5   | PE13     |      |     |      |     |     |      | Pin can be used to wake the system up from EM4                                       |
| HFX TAL_N     | PB14     |      |     |      |     |     |      | High Frequency Crystal negative pin. Also used as external optional clock input pin. |
| HFX TAL_P     | PB13     |      |     |      |     |     |      | High Frequency Crystal positive pin.   |
| I2C0_SCL      | PA1      | PD7  | PC7 | PD15 | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output.   |
| I2C0_SDA      | PA0      | PD6  | PC6 | PD14 | PC0 | PF0 | PE12 | I2C0 Serial Data input / output.   |
| I2C1_SCL      | PC5      | PB12 | PE1 |      |     |     |      | I2C1 Serial Clock Line input / output.   |
| I2C1_SDA      | PC4      | PB11 | PE0 |      |     |     |      | I2C1 Serial Data input / output.   |
| LES_ALTEX0    | PD6      |      |     |      |     |     |      | LESENSE alternate exite output 0.  |
| LES_ALTEX1    | PD7      |      |     |      |     |     |      | LESENSE alternate exite output 1.  |
| LES_ALTEX2    | PA3      |      |     |      |     |     |      | LESENSE alternate exite output 2.  |
| LES_ALTEX3    | PA4      |      |     |      |     |     |      | LESENSE alternate exite output 3.  |
| LES_ALTEX4    | PA5      |      |     |      |     |     |      | LESENSE alternate exite output 4.  |
| LES_ALTEX5    | PE11     |      |     |      |     |     |      | LESENSE alternate exite output 5.  |
| LES_ALTEX6    | PE12     |      |     |      |     |     |      | LESENSE alternate exite output 6.  |
| LES_ALTEX7    | PE13     |      |     |      |     |     |      | LESENSE alternate exite output 7.  |
| LES_CH0       | PC0      |      |     |      |     |     |      | LESENSE channel 0.   |
| LES_CH1       | PC1      |      |     |      |     |     |      | LESENSE channel 1.   |
| LES_CH2       | PC2      |      |     |      |     |     |      | LESENSE channel 2.   |
| LES_CH3       | PC3      |      |     |      |     |     |      | LESENSE channel 3.   |
| LES_CH4       | PC4      |      |     |      |     |     |      | LESENSE channel 4.   |
| LES_CH5       | PC5      |      |     |      |     |     |      | LESENSE channel 5.   |
| LES_CH6       | PC6      |      |     |      |     |     |      | LESENSE channel 6.   |
| LES_CH7       | PC7      |      |     |      |     |     |      | LESENSE channel 7.   |
| LES_CH8       | PC8      |      |     |      |     |     |      | LESENSE channel 8.   |
| LES_CH9       | PC9      |      |     |      |     |     |      | LESENSE channel 9.   |
| LES_CH10      | PC10     |      |     |      |     |     |      | LESENSE channel 10.  |
| LES_CH11      | PC11     |      |     |      |     |     |      | LESENSE channel 11.  |
| LES_CH12      | PC12     |      |     |      |     |     |      | LESENSE channel 12.  |

| QFP64 Pin# and Name |          | Pin Alternate Functionality / Description |                 |                                     |  |
|---------------------|----------|---|-----------------|-------------------------------------|--|
| Pin #               | Pin Name | Analog                                    | Timers          | Communication                       | Other                                      |
| 51                  | PF2      |   | TIM0_CC2 #5     | LEU0_TX #4                          | ACMP1_O #0<br>DBG_SWO #0<br>GPIO_EM4WU4    |
| 52                  | USB_VBUS | USB 5.0 V VBUS input.                     |                 |                                     |  |
| 53                  | PF12     |   |                 | USB_ID                              |  |
| 54                  | PF5      |   | TIM0_CDT12 #2/5 | USB_VBUSEN #0                       | PRS_CH2 #1                                 |
| 55                  | IOVDD_5  | Digital IO power supply 5.                |                 |                                     |  |
| 56                  | VSS      | Ground.                                   |                 |                                     |  |
| 57                  | PE8      |   | PCNT2_S0IN #1   |                                     | PRS_CH3 #1                                 |
| 58                  | PE9      |   | PCNT2_S1IN #1   |                                     |  |
| 59                  | PE10     |   | TIM1_CC0 #1     | US0_TX #0                           | BOOT_TX                                    |
| 60                  | PE11     |   | TIM1_CC1 #1     | US0_RX #0                           | LES_ALTEX5 #0<br>BOOT_RX                   |
| 61                  | PE12     |   | TIM1_CC2 #1     | US0_RX #3 US0_CLK #0<br>I2C0_SDA #6 | CMU_CLK1 #2<br>LES_ALTEX6 #0               |
| 62                  | PE13     |   |                 | US0_TX #3 US0_CS #0<br>I2C0_SCL #6  | LES_ALTEX7 #0<br>ACMP0_O #0<br>GPIO_EM4WU5 |
| 63                  | PE14     |   | TIM3_CC0 #0     | LEU0_TX #2                          |  |
| 64                  | PE15     |   | TIM3_CC1 #0     | LEU0_RX #2                          |  |



| CSP81 Pin# and Name |          | Pin Alternate Functionality / Description      |  |                                    |   |
|---------------------|----------|--|--|------------------------------------|---|
| Pin #               | Pin Name | Analog   | Timers   | Communication                      | Other                                     |
| F8                  | PC0      | ACMP0_CH0<br>DAC0_OUT0ALT #0/<br>OPAMP_OUT0ALT | TIM0_CC1 #4<br>PCNT0_S0IN #2                       | US0_TX #5 US1_TX #0<br>I2C0_SDA #4 | LES_CH0 #0 PRS_CH2<br>#0                  |
| F9                  | PB6      |  |  | US2_CS #1                          |   |
| G1                  | VDD_DREG | Power supply for on-chip voltage regulator.    |  |                                    |   |
| G2                  | VSS_DREG | Ground for on-chip voltage regulator.          |  |                                    |   |
| G3                  | PD4      | ADC0_CH4 OPAMP_P2                              |  | LEU0_TX #0                         | ETM_TD2 #0/2                              |
| G4                  | PD3      | ADC0_CH3 OPAMP_N2                              | TIM0_CC2 #3  | US1_CS #1                          | ETM_TD1 #0/2                              |
| G5                  | PB12     | DAC0_OUT1 /<br>OPAMP_OUT1                      | LETIM0_OUT1 #1                                     | I2C1_SCL #1                        |   |
| G6                  | PB11     | DAC0_OUT0 /<br>OPAMP_OUT0                      | TIM1_CC2 #3 LE-<br>TIM0_OUT0 #1                    | I2C1_SDA #1                        |   |
| G7                  | PA9      |  | TIM2_CC1 #0  |                                    |   |
| G8                  | PC4      | ACMP0_CH4<br>OPAMP_P0                          | TIM0_CDTI2 #4 LE-<br>TIM0_OUT0 #3<br>PCNT1_S0IN #0 | US2_CLK #0 I2C1_SDA<br>#0          | LES_CH4 #0                                |
| G9                  | PC1      | ACMP0_CH1<br>DAC0_OUT0ALT #1/<br>OPAMP_OUT0ALT | TIM0_CC2 #4<br>PCNT0_S1IN #2                       | US0_RX #5 US1_RX #0<br>I2C0_SCL #4 | LES_CH1 #0 PRS_CH3<br>#0                  |
| H1                  | PD8      | BU_VIN   |  |                                    | CMU_CLK1 #1                               |
| H2                  | PD6      | ADC0_CH6 OPAMP_P1                              | TIM1_CC0 #4 LE-<br>TIM0_OUT0 #0<br>PCNT0_S0IN #3   | US1_RX #2 I2C0_SDA<br>#1           | LES_ALTEX0 #0<br>ACMP0_O #2<br>ETM_TD0 #0 |
| H3                  | PD2      | ADC0_CH2                                       | TIM0_CC1 #3  | USB_DMPU #0<br>US1_CLK #1          | DBG_SWO #3                                |
| H4                  | VSS      | Ground.  |  |                                    |   |
| H5                  | AVSS_0   | Analog ground 0.                               |  |                                    |   |
| H6                  | AVDD_0   | Analog power supply 0.                         |  |                                    |   |
| H7                  | PA10     |  | TIM2_CC2 #0  |                                    |   |
| H8                  | PC5      | ACMP0_CH5<br>OPAMP_N0                          | LETIM0_OUT1 #3<br>PCNT1_S1IN #0                    | US2_CS #0 I2C1_SCL<br>#0           | LES_CH5 #0                                |
| H9                  | PC3      | ACMP0_CH3<br>DAC0_OUT0ALT #3/<br>OPAMP_OUT0ALT | TIM0_CDTI1 #4                                      | US2_RX #0                          | LES_CH3 #0                                |
| J1                  | PD5      | ADC0_CH5<br>OPAMP_OUT2 #0                      |  | LEU0_RX #0                         | ETM_TD3 #0/2                              |
| J2                  | PD1      | ADC0_CH1<br>DAC0_OUT1ALT #4/<br>OPAMP_OUT1ALT  | TIM0_CC0 #3<br>PCNT2_S1IN #0                       | US1_RX #1                          | DBG_SWO #2                                |
| J3                  | IOVDD_3  | Digital IO power supply 3.                     |  |                                    |   |
| J4                  | PB14     | HFXTAL_N                                       |  | US0_CS #4/5 LEU0_RX<br>#1          |   |
| J5                  | PB13     | HFXTAL_P                                       |  | US0_CLK #4/5<br>LEU0_TX #1         |   |

## 5.9 EFM32LG380 (LQFP100)

### 5.9.1 Pinout

The EFM32LG380 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the \*\_ROUTE register in the module in question.




Figure 5.17. EFM32LG380 Pinout (top view, not to scale)

Table 5.25. Device Pinout

| LQFP100 Pin# and Name |          | Pin Alternate Functionality / Description |                 |                 |                           |                           |
|-----------------------|----------|---|-----------------|-----------------|---------------------------|---------------------------|
| Pin #                 | Pin Name | Analog                                    | EBI             | Timers          | Communication             | Other                     |
| 1                     | PA0      |   | EBI_AD09 #0/1/2 | TIM0_CC0 #0/1/4 | LEU0_RX #4<br>I2C0_SDA #0 | PRS_CH0 #0<br>GPIO_EM4WU0 |
| 2                     | PA1      |   | EBI_AD10 #0/1/2 | TIM0_CC1 #0/1   | I2C0_SCL #0               | CMU_CLK1 #0<br>PRS_CH1 #0 |

| Alternate                           | LOCATION |      |      |     |     |   |   | Description   |
|-------------------------------------|----------|------|------|-----|-----|---|---|---|
| Functionality                       | 0        | 1    | 2    | 3   | 4   | 5 | 6 |   |
| BU_STAT                             | PE3      |      |      |     |     |   |   | Backup Power Domain status, whether or not the system is in backup mode   |
| BU_VIN                              | PD8      |      |      |     |     |   |   | Battery input for Backup Power Domain   |
| BU_VOUT                             | PE2      |      |      |     |     |   |   | Power output for Backup Power Domain  |
| CMU_CLK0                            | PA2      |      | PD7  |     |     |   |   | Clock Management Unit, clock output number 0.   |
| CMU_CLK1                            | PA1      | PD8  | PE12 |     |     |   |   | Clock Management Unit, clock output number 1.   |
| OPAMP_N0                            | PC5      |      |      |     |     |   |   | Operational Amplifier 0 external negative input.  |
| OPAMP_N1                            | PD7      |      |      |     |     |   |   | Operational Amplifier 1 external negative input.  |
| OPAMP_N2                            | PD3      |      |      |     |     |   |   | Operational Amplifier 2 external negative input.  |
| DAC0_OUT0 /<br>OPAMP_OUT0           | PB11     |      |      |     |     |   |   | Digital to Analog Converter DAC0_OUT0 /OPAMP output channel number 0.   |
| DAC0_OUT0ALT /<br>OPAMP_OUT0A<br>LT | PC0      | PC1  | PC2  | PC3 | PD0 |   |   | Digital to Analog Converter DAC0_OUT0ALT /<br>OPAMP alternative output for channel 0.   |
| DAC0_OUT1 /<br>OPAMP_OUT1           | PB12     |      |      |     |     |   |   | Digital to Analog Converter DAC0_OUT1 /OPAMP output channel number 1.   |
| DAC0_OUT1ALT /<br>OPAMP_OUT1A<br>LT |          |      |      |     | PD1 |   |   | Digital to Analog Converter DAC0_OUT1ALT /<br>OPAMP alternative output for channel 1.   |
| OPAMP_OUT2                          | PD5      | PD0  |      |     |     |   |   | Operational Amplifier 2 output.   |
| OPAMP_P0                            | PC4      |      |      |     |     |   |   | Operational Amplifier 0 external positive input.  |
| OPAMP_P1                            | PD6      |      |      |     |     |   |   | Operational Amplifier 1 external positive input.  |
| OPAMP_P2                            | PD4      |      |      |     |     |   |   | Operational Amplifier 2 external positive input.  |
| DBG_SWCLK                           | PF0      | PF0  | PF0  | PF0 |     |   |   | Debug-interface Serial Wire clock input.<br><br>Note that this function is enabled to pin out of reset, and has a built-in pull down.             |
| DBG_SWDIO                           | PF1      | PF1  | PF1  | PF1 |     |   |   | Debug-interface Serial Wire data input / output.<br><br>Note that this function is enabled to pin out of reset, and has a built-in pull up.       |
| DBG_SWO                             | PF2      |      | PD1  | PD2 |     |   |   | Debug-interface Serial Wire viewer Output.<br><br>Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00                             | PA12     | PA12 | PA12 |     |     |   |   | External Bus Interface (EBI) address output pin 00.   |
| EBI_A01                             | PA13     | PA13 | PA13 |     |     |   |   | External Bus Interface (EBI) address output pin 01.   |
| EBI_A02                             | PA14     | PA14 | PA14 |     |     |   |   | External Bus Interface (EBI) address output pin 02.   |
| EBI_A03                             | PB9      | PB9  | PB9  |     |     |   |   | External Bus Interface (EBI) address output pin 03.   |
| EBI_A04                             | PB10     | PB10 | PB10 |     |     |   |   | External Bus Interface (EBI) address output pin 04.   |
| EBI_A05                             | PC6      | PC6  | PC6  |     |     |   |   | External Bus Interface (EBI) address output pin 05.   |
| EBI_A06                             | PC7      | PC7  | PC7  |     |     |   |   | External Bus Interface (EBI) address output pin 06.   |
| EBI_A07                             | PE0      | PE0  | PE0  |     |     |   |   | External Bus Interface (EBI) address output pin 07.   |

## 5.11 EFM32LG395 (BGA120)

### 5.11.1 Pinout

The EFM32LG395 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the \*\_ROUTE register in the module in question.




Figure 5.21. EFM32LG395 Pinout (top view, not to scale)

Table 5.31. Device Pinout

| BGA120 Pin# and Name |          | Pin Alternate Functionality / Description |                 |             |               |       |
|----------------------|----------|---|-----------------|-------------|---------------|-------|
| Pin #                | Pin Name | Analog                                    | EBI             | Timers      | Communication | Other |
| A1                   | PE15     |   | EBI_AD07 #0/1/2 | TIM3_CC1 #0 | LEU0_RX #2    |       |
| A2                   | PE14     |   | EBI_AD06 #0/1/2 | TIM3_CC0 #0 | LEU0_TX #2    |       |

| LQFP100 Pin# and Name |          | Pin Alternate Functionality / Description   |                |  |                           |   |
|-----------------------|----------|---|----------------|--|---------------------------|---|
| Pin #                 | Pin Name | Analog  | EBI            | Timers   | Communication             | Other   |
| 50                    | PD4      | ADC0_CH4<br>OPAMP_P2  |                |  | LEU0_TX #0                | ETM_TD2 #0/2  |
| 51                    | PD5      | ADC0_CH5<br>OPAMP_OUT2 #0   |                |  | LEU0_RX #0                | ETM_TD3 #0/2  |
| 52                    | PD6      | ADC0_CH6<br>OPAMP_P1  |                | TIM1_CC0 #4 LE-<br>TIM0_OUT0 #0<br>PCNT0_S0IN #3               | US1_RX #2<br>I2C0_SDA #1  | LES_ALTEX0 #0<br>ACMP0_O #2<br>ETM_TD0 #0                 |
| 53                    | PD7      | ADC0_CH7<br>OPAMP_N1  |                | TIM1_CC1 #4 LE-<br>TIM0_OUT1 #0<br>PCNT0_S1IN #3               | US1_TX #2<br>I2C0_SCL #1  | CMU_CLK0 #2<br>LES_ALTEX1 #0<br>ACMP1_O #2<br>ETM_TCLK #0 |
| 54                    | PD8      | BU_VIN  |                |  |                           | CMU_CLK1 #1   |
| 55                    | PC6      | ACMP0_CH6   | EBI_A05 #0/1/2 |  | LEU1_TX #0<br>I2C0_SDA #2 | LES_CH6 #0<br>ETM_TCLK #2                                 |
| 56                    | PC7      | ACMP0_CH7   | EBI_A06 #0/1/2 |  | LEU1_RX #0<br>I2C0_SCL #2 | LES_CH7 #0<br>ETM_TD0 #2                                  |
| 57                    | VDD_DREG | Power supply for on-chip voltage regulator.   |                |  |                           |   |
| 58                    | VSS      | Ground.   |                |  |                           |   |
| 59                    | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size C <sub>DECOUPLE</sub> is required at this pin. |                |  |                           |   |
| 60                    | PE0      |   | EBI_A07 #0/1/2 | TIM3_CC0 #1<br>PCNT0_S0IN #1                                   | U0_TX #1<br>I2C1_SDA #2   |   |
| 61                    | PE1      |   | EBI_A08 #0/1/2 | TIM3_CC1 #1<br>PCNT0_S1IN #1                                   | U0_RX #1<br>I2C1_SCL #2   |   |
| 62                    | PE2      | BU_VOUT   | EBI_A09 #0     | TIM3_CC2 #1  | U1_TX #3                  | ACMP0_O #1  |
| 63                    | PE3      | BU_STAT   | EBI_A10 #0     |  | U1_RX #3                  | ACMP1_O #1  |
| 64                    | PE4      | LCD_COM0  | EBI_A11 #0/1/2 |  | US0_CS #1                 |   |
| 65                    | PE5      | LCD_COM1  | EBI_A12 #0/1/2 |  | US0_CLK #1                |   |
| 66                    | PE6      | LCD_COM2  | EBI_A13 #0/1/2 |  | US0_RX #1                 |   |
| 67                    | PE7      | LCD_COM3  | EBI_A14 #0/1/2 |  | US0_TX #1                 |   |
| 68                    | PC8      | ACMP1_CH0   | EBI_A15 #0/1/2 | TIM2_CC0 #2  | US0_CS #2                 | LES_CH8 #0  |
| 69                    | PC9      | ACMP1_CH1   | EBI_A09 #1/2   | TIM2_CC1 #2  | US0_CLK #2                | LES_CH9 #0<br>GPIO_EM4WU2                                 |
| 70                    | PC10     | ACMP1_CH2   | EBI_A10 #1/2   | TIM2_CC2 #2  | US0_RX #2                 | LES_CH10 #0   |
| 71                    | PC11     | ACMP1_CH3   | EBI_ALE #1/2   |  | US0_TX #2                 | LES_CH11 #0   |
| 72                    | PC12     | ACMP1_CH4<br>DAC0_OUT1ALT<br>#0/<br>OPAMP_OUT1ALT   |                |  | U1_TX #0                  | CMU_CLK0 #1<br>LES_CH12 #0                                |
| 73                    | PC13     | ACMP1_CH5<br>DAC0_OUT1ALT<br>#1/<br>OPAMP_OUT1ALT   |                | TIM0_CDTI0 #1/3<br>TIM1_CC0 #0<br>TIM1_CC2 #4<br>PCNT0_S0IN #0 | U1_RX #0                  | LES_CH13 #0   |

| Alternate              | LOCATION |   |   |   |   |   |   |   |
|------------------------|----------|---|---|---|---|---|---|---|
| Functionality          | 0        | 1 | 2 | 3 | 4 | 5 | 6 | Description   |
| LCD_SEG22/<br>LCD_COM6 | PB5      |   |   |   |   |   |   | LCD segment line 22. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6 |
| LCD_SEG23/<br>LCD_COM7 | PB6      |   |   |   |   |   |   | LCD segment line 23. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7 |
| LCD_SEG24              | PF6      |   |   |   |   |   |   | LCD segment line 24. Segments 24, 25, 26 and 27 are controlled by SEGEN6.   |
| LCD_SEG25              | PF7      |   |   |   |   |   |   | LCD segment line 25. Segments 24, 25, 26 and 27 are controlled by SEGEN6.   |
| LCD_SEG26              | PF8      |   |   |   |   |   |   | LCD segment line 26. Segments 24, 25, 26 and 27 are controlled by SEGEN6.   |
| LCD_SEG27              | PF9      |   |   |   |   |   |   | LCD segment line 27. Segments 24, 25, 26 and 27 are controlled by SEGEN6.   |
| LCD_SEG28              | PD9      |   |   |   |   |   |   | LCD segment line 28. Segments 28, 29, 30 and 31 are controlled by SEGEN7.   |
| LCD_SEG29              | PD10     |   |   |   |   |   |   | LCD segment line 29. Segments 28, 29, 30 and 31 are controlled by SEGEN7.   |
| LCD_SEG30              | PD11     |   |   |   |   |   |   | LCD segment line 30. Segments 28, 29, 30 and 31 are controlled by SEGEN7.   |
| LCD_SEG31              | PD12     |   |   |   |   |   |   | LCD segment line 31. Segments 28, 29, 30 and 31 are controlled by SEGEN7.   |
| LCD_SEG32              | PB0      |   |   |   |   |   |   | LCD segment line 32. Segments 32, 33, 34 and 35 are controlled by SEGEN8.   |
| LCD_SEG33              | PB1      |   |   |   |   |   |   | LCD segment line 33. Segments 32, 33, 34 and 35 are controlled by SEGEN8.   |
| LCD_SEG34              | PB2      |   |   |   |   |   |   | LCD segment line 34. Segments 32, 33, 34 and 35 are controlled by SEGEN8.   |
| LCD_SEG35              | PA7      |   |   |   |   |   |   | LCD segment line 35. Segments 32, 33, 34 and 35 are controlled by SEGEN8.   |
| LCD_SEG36              | PA8      |   |   |   |   |   |   | LCD segment line 36. Segments 36, 37, 38 and 39 are controlled by SEGEN9.   |
| LCD_SEG37              | PA9      |   |   |   |   |   |   | LCD segment line 37. Segments 36, 37, 38 and 39 are controlled by SEGEN9.   |
| LCD_SEG38              | PA10     |   |   |   |   |   |   | LCD segment line 38. Segments 36, 37, 38 and 39 are controlled by SEGEN9.   |
| LCD_SEG39              | PA11     |   |   |   |   |   |   | LCD segment line 39. Segments 36, 37, 38 and 39 are controlled by SEGEN9.   |
| LES_ALTEX0             | PD6      |   |   |   |   |   |   | LESENSE alternate exite output 0.   |
| LES_ALTEX1             | PD7      |   |   |   |   |   |   | LESENSE alternate exite output 1.   |
| LES_ALTEX2             | PA3      |   |   |   |   |   |   | LESENSE alternate exite output 2.   |
| LES_ALTEX3             | PA4      |   |   |   |   |   |   | LESENSE alternate exite output 3.   |
| LES_ALTEX4             | PA5      |   |   |   |   |   |   | LESENSE alternate exite output 4.   |
| LES_ALTEX5             | PE11     |   |   |   |   |   |   | LESENSE alternate exite output 5.   |

| Alternate     | LOCATION |      |      |     |     |   |   | Description   |
|---------------|----------|------|------|-----|-----|---|---|---|
| Functionality | 0        | 1    | 2    | 3   | 4   | 5 | 6 |   |
| LES_ALTEX6    | PE12     |      |      |     |     |   |   | LESENSE alternate exite output 6.   |
| LES_ALTEX7    | PE13     |      |      |     |     |   |   | LESENSE alternate exite output 7.   |
| LES_CH0       | PC0      |      |      |     |     |   |   | LESENSE channel 0.  |
| LES_CH1       | PC1      |      |      |     |     |   |   | LESENSE channel 1.  |
| LES_CH2       | PC2      |      |      |     |     |   |   | LESENSE channel 2.  |
| LES_CH3       | PC3      |      |      |     |     |   |   | LESENSE channel 3.  |
| LES_CH4       | PC4      |      |      |     |     |   |   | LESENSE channel 4.  |
| LES_CH5       | PC5      |      |      |     |     |   |   | LESENSE channel 5.  |
| LES_CH6       | PC6      |      |      |     |     |   |   | LESENSE channel 6.  |
| LES_CH7       | PC7      |      |      |     |     |   |   | LESENSE channel 7.  |
| LES_CH8       | PC8      |      |      |     |     |   |   | LESENSE channel 8.  |
| LES_CH9       | PC9      |      |      |     |     |   |   | LESENSE channel 9.  |
| LES_CH10      | PC10     |      |      |     |     |   |   | LESENSE channel 10.   |
| LES_CH11      | PC11     |      |      |     |     |   |   | LESENSE channel 11.   |
| LES_CH12      | PC12     |      |      |     |     |   |   | LESENSE channel 12.   |
| LES_CH13      | PC13     |      |      |     |     |   |   | LESENSE channel 13.   |
| LES_CH14      | PC14     |      |      |     |     |   |   | LESENSE channel 14.   |
| LES_CH15      | PC15     |      |      |     |     |   |   | LESENSE channel 15.   |
| LETIM0_OUT0   | PD6      | PB11 | PF0  | PC4 |     |   |   | Low Energy Timer LETIM0, output channel 0.  |
| LETIM0_OUT1   | PD7      | PB12 | PF1  | PC5 |     |   |   | Low Energy Timer LETIM0, output channel 1.  |
| LEU0_RX       | PD5      | PB14 | PE15 | PF1 | PA0 |   |   | LEUART0 Receive input.  |
| LEU0_TX       | PD4      | PB13 | PE14 | PF0 | PF2 |   |   | LEUART0 Transmit output. Also used as receive input in half duplex communication.                             |
| LEU1_RX       | PC7      | PA6  |      |     |     |   |   | LEUART1 Receive input.  |
| LEU1_TX       | PC6      | PA5  |      |     |     |   |   | LEUART1 Transmit output. Also used as receive input in half duplex communication.                             |
| LFXTAL_N      | PB8      |      |      |     |     |   |   | Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P      | PB7      |      |      |     |     |   |   | Low Frequency Crystal (typically 32.768 kHz) positive pin.  |
| PCNT0_S0IN    | PC13     | PE0  | PC0  | PD6 |     |   |   | Pulse Counter PCNT0 input number 0.   |
| PCNT0_S1IN    | PC14     | PE1  | PC1  | PD7 |     |   |   | Pulse Counter PCNT0 input number 1.   |
| PCNT1_S0IN    | PC4      | PB3  |      |     |     |   |   | Pulse Counter PCNT1 input number 0.   |
| PCNT1_S1IN    | PC5      | PB4  |      |     |     |   |   | Pulse Counter PCNT1 input number 1.   |
| PCNT2_S0IN    | PD0      | PE8  |      |     |     |   |   | Pulse Counter PCNT2 input number 0.   |
| PCNT2_S1IN    | PD1      | PE9  |      |     |     |   |   | Pulse Counter PCNT2 input number 1.   |
| PRS_CH0       | PA0      | PF3  |      |     |     |   |   | Peripheral Reflex System PRS, channel 0.  |

| Alternate     | LOCATION |      |      |     |     |     |   | Description   |
|---------------|----------|------|------|-----|-----|-----|---|---|
| Functionality | 0        | 1    | 2    | 3   | 4   | 5   | 6 |   |
| LES_CH4       | PC4      |      |      |     |     |     |   | LESENSE channel 4.  |
| LES_CH5       | PC5      |      |      |     |     |     |   | LESENSE channel 5.  |
| LES_CH6       | PC6      |      |      |     |     |     |   | LESENSE channel 6.  |
| LES_CH7       | PC7      |      |      |     |     |     |   | LESENSE channel 7.  |
| LES_CH8       | PC8      |      |      |     |     |     |   | LESENSE channel 8.  |
| LES_CH9       | PC9      |      |      |     |     |     |   | LESENSE channel 9.  |
| LES_CH10      | PC10     |      |      |     |     |     |   | LESENSE channel 10.   |
| LES_CH11      | PC11     |      |      |     |     |     |   | LESENSE channel 11.   |
| LES_CH12      | PC12     |      |      |     |     |     |   | LESENSE channel 12.   |
| LES_CH13      | PC13     |      |      |     |     |     |   | LESENSE channel 13.   |
| LES_CH14      | PC14     |      |      |     |     |     |   | LESENSE channel 14.   |
| LES_CH15      | PC15     |      |      |     |     |     |   | LESENSE channel 15.   |
| LETIM0_OUT0   | PD6      | PB11 | PF0  | PC4 |     |     |   | Low Energy Timer LETIM0, output channel 0.  |
| LETIM0_OUT1   | PD7      | PB12 | PF1  | PC5 |     |     |   | Low Energy Timer LETIM0, output channel 1.  |
| LEU0_RX       | PD5      | PB14 | PE15 | PF1 | PA0 |     |   | LEUART0 Receive input.  |
| LEU0_TX       | PD4      | PB13 | PE14 | PF0 | PF2 |     |   | LEUART0 Transmit output. Also used as receive input in half duplex communication.                             |
| LEU1_RX       | PC7      | PA6  |      |     |     |     |   | LEUART1 Receive input.  |
| LEU1_TX       | PC6      | PA5  |      |     |     |     |   | LEUART1 Transmit output. Also used as receive input in half duplex communication.                             |
| LFXTAL_N      | PB8      |      |      |     |     |     |   | Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P      | PB7      |      |      |     |     |     |   | Low Frequency Crystal (typically 32.768 kHz) positive pin.  |
| PCNT0_S0IN    | PC13     | PE0  | PC0  | PD6 |     |     |   | Pulse Counter PCNT0 input number 0.   |
| PCNT0_S1IN    | PC14     | PE1  | PC1  | PD7 |     |     |   | Pulse Counter PCNT0 input number 1.   |
| PCNT1_S0IN    | PC4      | PB3  |      |     |     |     |   | Pulse Counter PCNT1 input number 0.   |
| PCNT1_S1IN    | PC5      | PB4  |      |     |     |     |   | Pulse Counter PCNT1 input number 1.   |
| PCNT2_S0IN    | PD0      | PE8  |      |     |     |     |   | Pulse Counter PCNT2 input number 0.   |
| PCNT2_S1IN    | PD1      | PE9  |      |     |     |     |   | Pulse Counter PCNT2 input number 1.   |
| PRS_CH0       | PA0      | PF3  |      |     |     |     |   | Peripheral Reflex System PRS, channel 0.  |
| PRS_CH1       | PA1      | PF4  |      |     |     |     |   | Peripheral Reflex System PRS, channel 1.  |
| PRS_CH2       | PC0      | PF5  |      |     |     |     |   | Peripheral Reflex System PRS, channel 2.  |
| PRS_CH3       | PC1      | PE8  |      |     |     |     |   | Peripheral Reflex System PRS, channel 3.  |
| TIM0_CC0      | PA0      | PA0  | PF6  | PD1 | PA0 | PF0 |   | Timer 0 Capture Compare input / output channel 0.   |
| TIM0_CC1      | PA1      | PA1  | PF7  | PD2 | PC0 | PF1 |   | Timer 0 Capture Compare input / output channel 1.   |
| TIM0_CC2      | PA2      | PA2  | PF8  | PD3 | PC1 | PF2 |   | Timer 0 Capture Compare input / output channel 2.   |



| Alternate     | LOCATION |   |   |   |   |   |   |   |
|---------------|----------|---|---|---|---|---|---|---|
| Functionality | 0        | 1 | 2 | 3 | 4 | 5 | 6 | Description   |
| LCD_BCAP_P    | PA12     |   |   |   |   |   |   | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.   |
| LCD_BEXT      | PA14     |   |   |   |   |   |   | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS.<br><br>An external LCD voltage may also be applied to this pin if the booster is not enabled.<br><br>If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0      | PE4      |   |   |   |   |   |   | LCD driver common line number 0.  |
| LCD_COM1      | PE5      |   |   |   |   |   |   | LCD driver common line number 1.  |
| LCD_COM2      | PE6      |   |   |   |   |   |   | LCD driver common line number 2.  |
| LCD_COM3      | PE7      |   |   |   |   |   |   | LCD driver common line number 3.  |
| LCD_SEG0      | PF2      |   |   |   |   |   |   | LCD segment line 0. Segments 0, 1, 2 and 3 are controlled by SEGEN0.  |
| LCD_SEG3      | PF5      |   |   |   |   |   |   | LCD segment line 3. Segments 0, 1, 2 and 3 are controlled by SEGEN0.  |
| LCD_SEG4      | PE8      |   |   |   |   |   |   | LCD segment line 4. Segments 4, 5, 6 and 7 are controlled by SEGEN1.  |
| LCD_SEG5      | PE9      |   |   |   |   |   |   | LCD segment line 5. Segments 4, 5, 6 and 7 are controlled by SEGEN1.  |
| LCD_SEG6      | PE10     |   |   |   |   |   |   | LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1.  |
| LCD_SEG7      | PE11     |   |   |   |   |   |   | LCD segment line 7. Segments 4, 5, 6 and 7 are controlled by SEGEN1.  |
| LCD_SEG8      | PE12     |   |   |   |   |   |   | LCD segment line 8. Segments 8, 9, 10 and 11 are controlled by SEGEN2.  |
| LCD_SEG9      | PE13     |   |   |   |   |   |   | LCD segment line 9. Segments 8, 9, 10 and 11 are controlled by SEGEN2.  |
| LCD_SEG10     | PE14     |   |   |   |   |   |   | LCD segment line 10. Segments 8, 9, 10 and 11 are controlled by SEGEN2.   |
| LCD_SEG11     | PE15     |   |   |   |   |   |   | LCD segment line 11. Segments 8, 9, 10 and 11 are controlled by SEGEN2.   |
| LCD_SEG13     | PA0      |   |   |   |   |   |   | LCD segment line 13. Segments 12, 13, 14 and 15 are controlled by SEGEN3.   |
| LCD_SEG14     | PA1      |   |   |   |   |   |   | LCD segment line 14. Segments 12, 13, 14 and 15 are controlled by SEGEN3.   |
| LCD_SEG15     | PA2      |   |   |   |   |   |   | LCD segment line 15. Segments 12, 13, 14 and 15 are controlled by SEGEN3.   |
| LCD_SEG16     | PA3      |   |   |   |   |   |   | LCD segment line 16. Segments 16, 17, 18 and 19 are controlled by SEGEN4.   |
| LCD_SEG17     | PA4      |   |   |   |   |   |   | LCD segment line 17. Segments 16, 17, 18 and 19 are controlled by SEGEN4.   |

| Alternate     | LOCATION |      |     |     |     |     |      |   |
|---------------|----------|------|-----|-----|-----|-----|------|---|
| Functionality | 0        | 1    | 2   | 3   | 4   | 5   | 6    | Description   |
| ETM_TD3       | PD5      |      | PD5 | PA5 |     |     |      | Embedded Trace Module ETM data 3.   |
| GPIO_EM4WU0   | PA0      |      |     |     |     |     |      | Pin can be used to wake the system up from EM4  |
| GPIO_EM4WU1   | PA6      |      |     |     |     |     |      | Pin can be used to wake the system up from EM4  |
| GPIO_EM4WU2   | PC9      |      |     |     |     |     |      | Pin can be used to wake the system up from EM4  |
| GPIO_EM4WU3   | PF1      |      |     |     |     |     |      | Pin can be used to wake the system up from EM4  |
| GPIO_EM4WU4   | PF2      |      |     |     |     |     |      | Pin can be used to wake the system up from EM4  |
| GPIO_EM4WU5   | PE13     |      |     |     |     |     |      | Pin can be used to wake the system up from EM4  |
| HFX TAL_N     | PB14     |      |     |     |     |     |      | High Frequency Crystal negative pin. Also used as external optional clock input pin.  |
| HFX TAL_P     | PB13     |      |     |     |     |     |      | High Frequency Crystal positive pin.  |
| I2C0_SCL      | PA1      | PD7  | PC7 |     | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output.  |
| I2C0_SDA      | PA0      | PD6  | PC6 |     | PC0 | PF0 | PE12 | I2C0 Serial Data input / output.  |
| I2C1_SCL      | PC5      | PB12 | PE1 |     |     |     |      | I2C1 Serial Clock Line input / output.  |
| I2C1_SDA      | PC4      | PB11 | PE0 |     |     |     |      | I2C1 Serial Data input / output.  |
| LCD_BCAP_N    | PA13     |      |     |     |     |     |      | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.   |
| LCD_BCAP_P    | PA12     |      |     |     |     |     |      | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.   |
| LCD_BEXT      | PA14     |      |     |     |     |     |      | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS.<br><br>An external LCD voltage may also be applied to this pin if the booster is not enabled.<br><br>If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0      | PE4      |      |     |     |     |     |      | LCD driver common line number 0.  |
| LCD_COM1      | PE5      |      |     |     |     |     |      | LCD driver common line number 1.  |
| LCD_COM2      | PE6      |      |     |     |     |     |      | LCD driver common line number 2.  |
| LCD_COM3      | PE7      |      |     |     |     |     |      | LCD driver common line number 3.  |
| LCD_SEG0      | PF2      |      |     |     |     |     |      | LCD segment line 0. Segments 0, 1, 2 and 3 are controlled by SEGEN0.  |
| LCD_SEG3      | PF5      |      |     |     |     |     |      | LCD segment line 3. Segments 0, 1, 2 and 3 are controlled by SEGEN0.  |
| LCD_SEG4      | PE8      |      |     |     |     |     |      | LCD segment line 4. Segments 4, 5, 6 and 7 are controlled by SEGEN1.  |
| LCD_SEG5      | PE9      |      |     |     |     |     |      | LCD segment line 5. Segments 4, 5, 6 and 7 are controlled by SEGEN1.  |
| LCD_SEG6      | PE10     |      |     |     |     |     |      | LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1.  |

| BGA112 Pin# and Name |          | Pin Alternate Functionality / Description   |                       |  |                                       |   |
|----------------------|----------|---|-----------------------|--|---------------------------------------|---|
| Pin #                | Pin Name | Analog  | EBI                   | Timers   | Communication                         | Other   |
| F11                  | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size C <sub>DECOUPLE</sub> is required at this pin. |                       |  |                                       |   |
| G1                   | PB5      | LCD_SEG22/<br>LCD_COM6  | EBI_A21 #0/1/2        |  | US2_CLK #1                            |   |
| G2                   | PB6      | LCD_SEG23/<br>LCD_COM7  | EBI_A22 #0/1/2        |  | US2_CS #1                             |   |
| G3                   | VSS      | Ground.   |                       |  |                                       |   |
| G4                   | IOVDD_0  | Digital IO power supply 0.  |                       |  |                                       |   |
| G8                   | IOVDD_4  | Digital IO power supply 4.  |                       |  |                                       |   |
| G9                   | VSS      | Ground.   |                       |  |                                       |   |
| G10                  | PC6      | ACMP0_CH6   | EBI_A05 #0/1/2        |  | LEU1_TX #0<br>I2C0_SDA #2             | LES_CH6 #0<br>ETM_TCLK #2                                 |
| G11                  | PC7      | ACMP0_CH7   | EBI_A06 #0/1/2        |  | LEU1_RX #0<br>I2C0_SCL #2             | LES_CH7 #0<br>ETM_TD0 #2                                  |
| H1                   | PC0      | ACMP0_CH0<br>DAC0_OUT0ALT<br>#0/<br>OPAMP_OUT0ALT   | EBI_A23 #0/1/2        | TIM0_CC1 #4<br>PCNT0_S0IN #2                     | US0_TX #5<br>US1_TX #0<br>I2C0_SDA #4 | LES_CH0 #0<br>PRS_CH2 #0                                  |
| H2                   | PC2      | ACMP0_CH2<br>DAC0_OUT0ALT<br>#2/<br>OPAMP_OUT0ALT   | EBI_A25 #0/1/2        | TIM0_CDTI0 #4                                    | US2_TX #0                             | LES_CH2 #0  |
| H3                   | PD14     |   |                       |  | I2C0_SDA #3                           |   |
| H4                   | PA7      | LCD_SEG35   | EBI_CSTFT #0/1/2      |  |                                       |   |
| H5                   | PA8      | LCD_SEG36   | EBI_DCLK #0/1/2       | TIM2_CC0 #0                                      |                                       |   |
| H6                   | VSS      | Ground.   |                       |  |                                       |   |
| H7                   | IOVDD_3  | Digital IO power supply 3.  |                       |  |                                       |   |
| H8                   | PD8      | BU_VIN  |                       |  |                                       | CMU_CLK1 #1   |
| H9                   | PD5      | ADC0_CH5<br>OPAMP_OUT2 #0   |                       |  | LEU0_RX #0                            | ETM_TD3 #0/2  |
| H10                  | PD6      | ADC0_CH6<br>OPAMP_P1  |                       | TIM1_CC0 #4 LE-<br>TIM0_OUT0 #0<br>PCNT0_S0IN #3 | US1_RX #2<br>I2C0_SDA #1              | LES_ALTEX0 #0<br>ACMP0_O #2<br>ETM_TD0 #0                 |
| H11                  | PD7      | ADC0_CH7<br>OPAMP_N1  |                       | TIM1_CC1 #4 LE-<br>TIM0_OUT1 #0<br>PCNT0_S1IN #3 | US1_TX #2<br>I2C0_SCL #1              | CMU_CLK0 #2<br>LES_ALTEX1 #0<br>ACMP1_O #2<br>ETM_TCLK #0 |
| J1                   | PC1      | ACMP0_CH1<br>DAC0_OUT0ALT<br>#1/<br>OPAMP_OUT0ALT   | EBI_A24 #0/1/2        | TIM0_CC2 #4<br>PCNT0_S1IN #2                     | US0_RX #5<br>US1_RX #0<br>I2C0_SCL #4 | LES_CH1 #0<br>PRS_CH3 #0                                  |
| J2                   | PC3      | ACMP0_CH3<br>DAC0_OUT0ALT<br>#3/<br>OPAMP_OUT0ALT   | EBI_NANDREn<br>#0/1/2 | TIM0_CDTI1 #4                                    | US2_RX #0                             | LES_CH3 #0  |

| Alternate     | LOCATION |      |     |      |     |     |      | Description   |
|---------------|----------|------|-----|------|-----|-----|------|---|
| Functionality | 0        | 1    | 2   | 3    | 4   | 5   | 6    |   |
| ETM_TD2       | PD4      | PB15 | PD4 | PA4  |     |     |      | Embedded Trace Module ETM data 2.   |
| ETM_TD3       | PD5      | PF3  | PD5 | PA5  |     |     |      | Embedded Trace Module ETM data 3.   |
| GPIO_EM4WU0   | PA0      |      |     |      |     |     |      | Pin can be used to wake the system up from EM4  |
| GPIO_EM4WU1   | PA6      |      |     |      |     |     |      | Pin can be used to wake the system up from EM4  |
| GPIO_EM4WU2   | PC9      |      |     |      |     |     |      | Pin can be used to wake the system up from EM4  |
| GPIO_EM4WU3   | PF1      |      |     |      |     |     |      | Pin can be used to wake the system up from EM4  |
| GPIO_EM4WU4   | PF2      |      |     |      |     |     |      | Pin can be used to wake the system up from EM4  |
| GPIO_EM4WU5   | PE13     |      |     |      |     |     |      | Pin can be used to wake the system up from EM4  |
| HFX TAL_N     | PB14     |      |     |      |     |     |      | High Frequency Crystal negative pin. Also used as external optional clock input pin.  |
| HFX TAL_P     | PB13     |      |     |      |     |     |      | High Frequency Crystal positive pin.  |
| I2C0_SCL      | PA1      | PD7  | PC7 | PD15 | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output.  |
| I2C0_SDA      | PA0      | PD6  | PC6 | PD14 | PC0 | PF0 | PE12 | I2C0 Serial Data input / output.  |
| I2C1_SCL      | PC5      | PB12 | PE1 |      |     |     |      | I2C1 Serial Clock Line input / output.  |
| I2C1_SDA      | PC4      | PB11 | PE0 |      |     |     |      | I2C1 Serial Data input / output.  |
| LCD_BCAP_N    | PA13     |      |     |      |     |     |      | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.   |
| LCD_BCAP_P    | PA12     |      |     |      |     |     |      | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.   |
| LCD_BEXT      | PA14     |      |     |      |     |     |      | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS.<br><br>An external LCD voltage may also be applied to this pin if the booster is not enabled.<br><br>If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0      | PE4      |      |     |      |     |     |      | LCD driver common line number 0.  |
| LCD_COM1      | PE5      |      |     |      |     |     |      | LCD driver common line number 1.  |
| LCD_COM2      | PE6      |      |     |      |     |     |      | LCD driver common line number 2.  |
| LCD_COM3      | PE7      |      |     |      |     |     |      | LCD driver common line number 3.  |
| LCD_SEG0      | PF2      |      |     |      |     |     |      | LCD segment line 0. Segments 0, 1, 2 and 3 are controlled by SEGEN0.  |
| LCD_SEG1      | PF3      |      |     |      |     |     |      | LCD segment line 1. Segments 0, 1, 2 and 3 are controlled by SEGEN0.  |
| LCD_SEG2      | PF4      |      |     |      |     |     |      | LCD segment line 2. Segments 0, 1, 2 and 3 are controlled by SEGEN0.  |
| LCD_SEG3      | PF5      |      |     |      |     |     |      | LCD segment line 3. Segments 0, 1, 2 and 3 are controlled by SEGEN0.  |

Silicon Labs

# Simplicity Studio™4



## Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!



IoT Portfolio  
[www.silabs.com/IoT](http://www.silabs.com/IoT)



SW/HW  
[www.silabs.com/simplicity](http://www.silabs.com/simplicity)



Quality  
[www.silabs.com/quality](http://www.silabs.com/quality)



Support and Community  
[community.silabs.com](http://community.silabs.com)

### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

### Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR®, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOModem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



**SILICON LABS**

Silicon Laboratories Inc.  
400 West Cesar Chavez  
Austin, TX 78701  
USA

<http://www.silabs.com>